Patent US4827490A successfully refreshed from Google Patents.
US4827490A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method of synchronizing two binary trains
Assignee: Alcatel Thomson Faisceaux Hertziens SA
•
Filing: 1987-06-18
•
Granted: 1989-05-02
•
Expires: 2007-06-18
Abstract
Abstract A method and apparatus applicable to digital transmission by microwave beams. The method and apparatus serving to synchronize two binary trains (T1, T2) in order to switch from the first train to the second, with a synchronization range being used which extends between a first position in a buffer memory storing the train which is directed to the output and for which reading follows writing by one bit period (case A), to a second position where reading precedes writing by one bit period (case B).
Inventors
- 👤 Francois Guerin
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 19:17
CPC Classifications
H; H04; H04L; H04L1/00; H04L1/22
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
229 words
Apparatus for implementing the method of synchronizing two binary trains in order to switch from the first train to the second making use of a synchronization range which extends between a first position in a buffer memory storing the train which is directed to the output and for which reading follows writing by one bit period (case A), and a second position where reading precedes writing by one bit period (case B), said apparatus comprising: two buffer memories having N positions each and in which the two trains are stored; two write inhibit devices in said memories; a synchronizing logic circuit; a phase lock loop which includes a phase comparator, a low pass filter, a voltage controlled oscillator, and a divide-by-N circuit fed back to a first input of the phase comparator, with the second input of the comparator being connected via a first switch to one of the clocks associated with the two trains after passing through respective divide-by-N circuits; an exclusive-OR gate for bit-by-bit comparison of the binary trains and receiving on its inputs the binary trains read from the two buffer memories; and having its output connected to said synchronization logic circuit; and a second switch for directing one of said trains as read to the output; said synchronization logic being connected to both write inhibit devices, to both switches, and also to said phase comparator.
Claim 2
Dependent Claim
229 words
Apparatus for implementing the method of synchronizing two binary trains in order to switch from the first train to the second making use of a synchronization range which extends between a first position in a buffer memory storing the train which is directed to the output and for which reading follows writing by one bit period (case A), and a second position where reading precedes writing by one bit period (case B), said apparatus comprising: two buffer memories having N positions each and in which the two trains are stored; two write inhibit devices in said memories; a synchronizing logic circuit; a phase lock loop which includes a phase comparator, a low pass filter, a voltage controlled oscillator, and a divide-by-N circuit fed back to a first input of the phase comparator, with the second input of the comparator being connected via a first switch to one of the clocks associated with the two trains after passing through respective divide-by-N circuits; an exclusive-OR gate for bit-by-bit comparison of the binary trains and receiving on its inputs the binary trains read from the two buffer memories; and having its output connected to said synchronization logic circuit; and a second switch for directing one of said trains as read to the output; said synchronization logic being connected to both write inhibit devices, to both switches, and also to said phase comparator.
Claim 3
Dependent Claim
58 words
Apparatus according to claim 1, wherein a first adjustable delay device is disposed between the first switch and the first input to the phase comparator, and in that a second adjustable delay device is disposed between the divide-by-N circuit and the second input to the phase comparator, with the synchronization logic circuit being connected to both delay devices.
Claim 4
Dependent Claim
20 words
Apparatus according to claim 2, wherein the phase comparator has a response curve V=f(Δφ) which ranges from 0 to 2π.
Claim 5
Dependent Claim
20 words
Apparatus according to claim 2, wherein the phase comparator has a response curve V=f(Δφ) which ranges from -π to +π.
Claim 6
Dependent Claim
36 words
Apparatus according to claim 1, wherein a single variable delay device is disposed between the divide-by-N circuit and the second input to the phase comparator, with the synchronization logic circuit being connected to said delay device.
Claim 7
Dependent Claim
20 words
Apparatus according to claim 5, wherein the phase comparator has a response curve V=f(Δφ) which ranges from -2π to +2π.
Claim 8
Independent Claim
80 words
A method of synchronizing two binary signal trains in order to switch from the first train to the second train, wherein at least the first binary signal train is obtained by first writing an input signal into a buffer memory in response to a write signal and then reading signals out of said buffer memory in response to a read signal, said method further including the step of adjusting a phase relationship between said read signal and said write signal.
Claim 9
Independent Claim
80 words
A method of synchronizing two binary signal trains in order to switch from the first train to the second train, wherein at least the first binary signal train is obtained by first writing an input signal into a buffer memory in response to a write signal and then reading signals out of said buffer memory in response to a read signal, said method further including the step of adjusting a phase relationship between said read signal and said write signal.
Claim 10
Dependent Claim
39 words
A method according to claim 7, comprising the step of first adjusting the timing of said second signal train in an attempt to obtain synchronization, and if unsuccessful then adjusting the phase relationship of the read and write signals.
Claim 11
Dependent Claim
119 words
A method according to claim 7, including the following steps: generating said read signal in accordance with a phase comparison between the read and write signals in a phase comparator, said comparison taking place in a state where reading follows or precedes writing by one bit position in the buffer memory; comparing said first and second signal trains to determine if synchronization exists; seeking synchronization by inhibiting the second signal train or by modifying said phase comparator to adjust the phase of the read signal relative to the write signal, and returning to the previous step; and switching from the first signal train to the second signal train if synchronization is obtained after N shifts in the buffer memory.
Claim 12
Dependent Claim
31 words
A method according to claim 9, wherein switching takes place from the first train to the second train if synchronization is not found after searching for a determined length of time.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-05-01 | 1992-10-31 | 1993-05-02 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-05-01 | 1996-10-31 | 1997-05-02 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-05-01 | 2000-10-31 | 2001-05-02 | $7700.00 | Window Closed / Lapsed |