← Back to Patent Explorer
US4825098A Expired / Lapsed US ⏱️ 0.0 years remaining

Bidirectional semiconductor device having only one one-directional device

Assignee: Fujitsu Ltd
•
Filing: 1987-12-08
•
Granted: 1989-04-25
•
Expires: 2007-12-08
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In a one-directional internal circuit such as a first-in first-out (FIFO), switchover switches are provided between the internal input/output ports and external ports thereof, and the switches are controlled by a mode signal, thereby enabling a bidirectional data transmission within one chip.

Inventors

  • 👤 Keizo Aoyama

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 12:35
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G06; G06F; G06F5/00; G06F5/06; G06F5/065; G06F2205/00; G06F2205/06; G06F2205/067

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 60 words
A bidirectional semiconductor device comprising: only one one-directional internal circuit having an internal input port and an internal output first and second external input/output ports; and switching means for connecting said internal input port to one of said first and second external input/output ports and connecting said internal output port to said other port in accordance with a mode signal.
Claim 2
Dependent Claim 60 words
A bidirectional semiconductor device comprising: only one one-directional internal circuit having an internal input port and an internal output first and second external input/output ports; and switching means for connecting said internal input port to one of said first and second external input/output ports and connecting said internal output port to said other port in accordance with a mode signal.
Claim 3
Dependent Claim 107 words
A device as set forth in claim 1, wherein said one directional internal circuit further has a plurality of internal control ports, said device further comprising: a plurality of external control ports, connectable to said internal control ports; and means, connected to said external control ports, for generating said mode signal for controlling said switching means, in accordance with the presence or absence of an overlap between at least two of said external control ports after the application of a power supply or after an initial set, said switching means further connecting said internal control ports to said external control ports in accordance with said mode signal.
Claim 4
Dependent Claim 94 words
A device as set forth in claim 2, wherein said mode signal generating means comprises: an overlap detector, connected to first and second ports of said external control ports, for detecting an overlap between the signals thereof; a change detector, connected to said first port of said external control ports, for detecting a fall or rise thereof; a flip-flop, connected to said overlap detector and to said change detector, said flip-flop being reset by the output of said change detector and set by the output of said overlap detector, thereby generating said mode signal.
Claim 5
Dependent Claim 102 words
A device as set forth in claim 1, wherein said one directional internal circuit further has a plurality of internal control ports, said device further comprising: a plurality of external control ports, connectable to said internal control ports; and means, connected to said external control ports, for generating said mode signal for controlling said switching means, in accordance with a sequence between at least two of said external control ports after an application of a power supply or after an initial set, said switching means further connecting said internal control ports to said external control ports in accordance with said mode signal.
Claim 6
Dependent Claim 130 words
A device as set forth in claim 4, wherein said mode signal generating means comprises: a first flip-flop, connected to first and second ports of said external control ports, for detecting a change at the signal of said second port after a signal at said first port is changed; a gate, connected to a third port of said external control ports and to the output of said first flip-flop, for passing a signal at said third port therethrough in accordance with an output of said first flip-flop; and a second flip-flop, connected to said first external control port and to an output of said gate, said second flip-flop being reset by a signal at said first port and set by an output of said gate, thereby generating said mode signal.
Claim 7
Dependent Claim 19 words
A device as set forth in claim 1, wherein said one-directional internal circuit comprises a first-in first-out memory (FIFO).
Claim 8
Dependent Claim 19 words
A device as set forth in claim 1, wherein said one-directional internal circuit comprises a last-in first-out memory (LIFO).
Claim 9
Dependent Claim 17 words
A device as set forth in claim 1, wherein said one-directional internal circuit comprises a shift register.

References Cited (Backward Citations)

US4481623A Cited
US4621201A Cited
US4697095A Cited
US4709173A Cited
US4774422A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-04-24 1992-10-24 1993-04-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-04-24 1996-10-24 1997-04-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-04-24 2000-10-24 2001-04-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag