Patent US1874670A successfully refreshed from Google Patents.
Patent US4613538A successfully refreshed from Google Patents.
Patent US4821295A successfully refreshed from Google Patents.
US4821295A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Two-stage synchronizer
Assignee: Hewlett Packard Development Co LP
•
Filing: 1987-11-30
•
Granted: 1989-04-11
•
Expires: 2007-11-30
Abstract
Abstract A method, and apparatus to implement that method, for synchronizing an incoming signal to the transitions of a digital clock signal in the form of a periodic pulse train. The apparatus includes a first circuit pair of flip-flops arranged to sample and store the state of the input signal on either the positive and negative transitions of the periodic pulse train, an OR gate producing a signal indicative of the stored content of the first circuit, and a third circuit that samples and stores the first signal at each transition of the periodic pulse train to produce therefrom a representation of the input signal synchronized to one of the transitions of the pulse train.
Inventors
- 👤 Martin W. Sanner
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 07:49
CPC Classifications
H; H03; H03K; H03K5/00; H03K5/13; H03K5/135
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
193 words
Apparatus for synchronizing transition between first and second states of an input signal to positive or negative transitions occurring in a periodic pulse train, the apparatus comprising: first storage means coupled to receive the input signal for sampling and storing the state of the input signal at each positive transition of the periodic pulse train; second storage means coupled to receive the input signal for sampling and storing the state of the input signal at each negative transition of the periodic pulse train; first circuit means operable to produce a first signal indicative of the state of the input signal stored in the first or the second storage means; and second circuit means operable in response to the first signal and the pulse train to produce a representation of the input signal with the first and second state transitions synchronized with the transitions of the pulse train, the second circuit means including third storage means coupled to sample and store the first signal at each positive transition of the periodic pulse train, and fourth storage means coupled to sample and store the first signal at each negative transition of the periodic pulse train.
Claim 2
Dependent Claim
193 words
Apparatus for synchronizing transition between first and second states of an input signal to positive or negative transitions occurring in a periodic pulse train, the apparatus comprising: first storage means coupled to receive the input signal for sampling and storing the state of the input signal at each positive transition of the periodic pulse train; second storage means coupled to receive the input signal for sampling and storing the state of the input signal at each negative transition of the periodic pulse train; first circuit means operable to produce a first signal indicative of the state of the input signal stored in the first or the second storage means; and second circuit means operable in response to the first signal and the pulse train to produce a representation of the input signal with the first and second state transitions synchronized with the transitions of the pulse train, the second circuit means including third storage means coupled to sample and store the first signal at each positive transition of the periodic pulse train, and fourth storage means coupled to sample and store the first signal at each negative transition of the periodic pulse train.
Claim 3
Dependent Claim
19 words
The apparatus of claim 1, wherein the first, second, third, and fourth storage means each include a D-type flip-flop.
Claim 4
Dependent Claim
13 words
The apparatus of claim 2, wherein each of the D-type flip-flops are edge-triggered.
Claim 5
Dependent Claim
28 words
The apparatus of claim 2, wherein each of the D-type flip-flops are edge triggered and operable to sample and store on each positive-going transition of the pulse train.
Claim 6
Independent Claim
139 words
A method of synchronizing changes of state of an input signal to positive or negative transitions of a periodic pulse train, the method comprising the steps of: sampling and storing the state of the input signal at each transition of the periodic pulse train; producing a first signal indicative of the stored state of the input signal; sampling and storing the first signal at each transition of the periodic signal, and producing therefrom first and second representations of the input signal with changes of state occurring at each of the transitions of the periodic pulse train; and output circuit means for receiving the first and second representations to produce therefrom an output signal that is representative of the input signal, the output signal having changes of state occurring at the positive or negative transition of the periodic pulse train.
Claim 7
Independent Claim
139 words
A method of synchronizing changes of state of an input signal to positive or negative transitions of a periodic pulse train, the method comprising the steps of: sampling and storing the state of the input signal at each transition of the periodic pulse train; producing a first signal indicative of the stored state of the input signal; sampling and storing the first signal at each transition of the periodic signal, and producing therefrom first and second representations of the input signal with changes of state occurring at each of the transitions of the periodic pulse train; and output circuit means for receiving the first and second representations to produce therefrom an output signal that is representative of the input signal, the output signal having changes of state occurring at the positive or negative transition of the periodic pulse train.
References Cited (Backward Citations)
US4688232A
Cited
US4663769A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-04-10 | 1992-10-10 | 1993-04-11 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-04-10 | 1996-10-10 | 1997-04-11 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-04-10 | 2000-10-10 | 2001-04-11 | $7700.00 | Window Closed / Lapsed |