US4819209A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Simultaneous dual access semiconductor memory device
Assignee: Fujitsu Ltd
•
Filing: 1987-06-19
•
Granted: 1989-04-04
•
Expires: 2007-06-19
Abstract
Abstract A semiconductor memory device includes: a memory cell array constituted of a plurality of memory cell array units; transfer gates inserted in bit lines between the adjacent memory cell array units; a first and a second column decoders connected to both ends of bit lines in which the transfer gates are inserted; a row decoder connected to word lines of the memory cell array. The row decoder is adapted to be divided selectively in two parts; and two sets of row/column addresses are supplied to the column decoders and the row decoder. Therefore, simultaneous separate accesses to the memory cell array are carried out by the two sets of row/column addresses.
Inventors
- 👤 Yoshihiro Takemae
- 👤 Takashi Horii
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-29 04:13
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G11C11/40; G11C8/00; G11C8/12; G11C11/401; G11C11/4063; G11C11/407; G11C11/408; G11C11/409; G11C11/4097; G11C7/00; G11C7/18
Claims Analysis
Total Claims: 11
Claim 1
Independent Claim
110 words
A semiconductor memory device comprising: a memory cell array constituted by a plurality of memory cell array units; transfer gates inserted in bit lines between the adjacent memory cell array units; a first and a second column decoders connected to both ends of bit lines in which said transfer gates are inserted; and a row decoder connected to word lines of said memory cell array; said row decoder being adapted to be divided operatively in two; two sets of row/column addresses being supplied to said column decoders and said row decoder; whereby simultaneous separate accesses to said memory cell array are carried out by said two sets of row/column addresses.
Claim 2
Dependent Claim
110 words
A semiconductor memory device comprising: a memory cell array constituted by a plurality of memory cell array units; transfer gates inserted in bit lines between the adjacent memory cell array units; a first and a second column decoders connected to both ends of bit lines in which said transfer gates are inserted; and a row decoder connected to word lines of said memory cell array; said row decoder being adapted to be divided operatively in two; two sets of row/column addresses being supplied to said column decoders and said row decoder; whereby simultaneous separate accesses to said memory cell array are carried out by said two sets of row/column addresses.
Claim 3
Dependent Claim
65 words
A semiconductor memory device as set forth in claim 1, wherein there is provided a cell array which is divided into at least more than three cell array units and is selectively partitioned, through transfer gates, into two sets of a left side portion and a right side portion and three sets of a left end portion, a right end portion and an intermediate portion.
Claim 4
Dependent Claim
37 words
A semiconductor memory device according to claim 1, wherein the cell array units at both ends are adapted to operate as a buffer and data is transferred between said cell array units based on the row unit.
Claim 5
Dependent Claim
148 words
A semiconductor memory device comprising: a memory cell array constituted by a plurality of memory cell array units; transfer gates inserted in bit lines between the adjacent memory cell array units; a first and a second column decoders connected to both ends of bit lines in which said transfer gates are inserted; a row decoder connected to word lines of said memory cell arrays; said row decoder being adapted to be divided selectively into two parts; a first-port and a second-port row address buffers for inputting a first port and a second port input addresses, respectively; a first-port and a second-port column address buffer for delivering a separate column latch address; wherein there is provided arbitrary terminals in which, when said first port and said second port access the same memory cell array unit separately, either of the two ports can be operated to arrange according to priority.
Claim 6
Dependent Claim
148 words
A semiconductor memory device comprising: a memory cell array constituted by a plurality of memory cell array units; transfer gates inserted in bit lines between the adjacent memory cell array units; a first and a second column decoders connected to both ends of bit lines in which said transfer gates are inserted; a row decoder connected to word lines of said memory cell arrays; said row decoder being adapted to be divided selectively into two parts; a first-port and a second-port row address buffers for inputting a first port and a second port input addresses, respectively; a first-port and a second-port column address buffer for delivering a separate column latch address; wherein there is provided arbitrary terminals in which, when said first port and said second port access the same memory cell array unit separately, either of the two ports can be operated to arrange according to priority.
Claim 7
Dependent Claim
33 words
A semiconductor memory device according to claim 4, wherein a BUSY output terminal is provided and when received the same array access, a BUSY signal is output for a low rank priority port.
Claim 8
Dependent Claim
140 words
A semiconductor memory device comprising: a memory cell array constituted by an even number of plural memory cell array units; transfer gates inserted in bit lines between the adjacent memory cell array units; a first and a second column decoders connected to both ends of bit lines in which said transfer gates are inserted, both column decoders being input by column addresses from both ends; and a row decoder connected to word lines of said memory cell array, said row decoder being input by row addresses from both ends and said row decoder being adapted to be partitioned selectively into two parts; wherein it is a respective nearest array unit to each port from both ends that said two ports can make a direct access and array units other than said nearest array units can be served as a stack.
Claim 9
Dependent Claim
140 words
A semiconductor memory device comprising: a memory cell array constituted by an even number of plural memory cell array units; transfer gates inserted in bit lines between the adjacent memory cell array units; a first and a second column decoders connected to both ends of bit lines in which said transfer gates are inserted, both column decoders being input by column addresses from both ends; and a row decoder connected to word lines of said memory cell array, said row decoder being input by row addresses from both ends and said row decoder being adapted to be partitioned selectively into two parts; wherein it is a respective nearest array unit to each port from both ends that said two ports can make a direct access and array units other than said nearest array units can be served as a stack.
Claim 10
Dependent Claim
48 words
A semiconductor memory device according to claim 6 wherein data transfer can be carried out between said cell array units which are possible to make a direct access and the stack cell array units, not by external accessing, but by controlling in the inner portion of said device.
Claim 11
Dependent Claim
27 words
A semiconductor memory device according to claim 6, wherein data transfer can be carried out in addition to a refresh operation of said memory cell array units.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-04-03 | 1992-10-03 | 1993-04-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-04-03 | 1996-10-03 | 1997-04-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-04-03 | 2000-10-03 | 2001-04-04 | $7700.00 | Window Closed / Lapsed |