US4818716A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device and manufacturing method thereof
Assignee: Hitachi Microcomputer System Ltd
•
Filing: 1987-10-22
•
Granted: 1989-04-04
•
Expires: 2007-10-22
Abstract
Abstract Disclosed are memory cells of a vertical-type read only memory (ROM) having a plurality of MISFETs connected in series. The MISFETs include gate electrodes formed with multiple conductive layers, in which some of the MISFETs are set to the depletion type and at least some of the remaining MISFETs are set to the enhancement type, so as to write information in the memory cells. The information write operation is conducted through at least two steps. Namely, in the first information write step, gate electrodes are used as a mask to implant an impurity; and in the second step, an impurity is implanted through the gate electrodes into the surface of the semiconductor substrate. These steps enable a semiconductor memory device, such as a vertical-type mask ROM having memory cells with a reduced series resistance and being suitable for a high degree of integration, to be produced. Furthermore, there is disclosed a memory structure of a semiconductor memory device suitable for a higher degree of integration through an arrangement of gate electrodes of multiple layers.
Inventors
- 👤 Kousuke Okuyama
- 👤 Ken Uchida
- 👤 Kouichi Kusuyama
- 👤 Satoshi Meguro
- 👤 Hisao Katto
- 👤 Kazuhiro Komori
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-05 14:57
CPC Classifications
H; H10; H10B; H10B20/00; H10B20/27; H10B20/30; H10B20/38; H10B20/383; H10B41/00; H10B41/30; H10B41/35; H10D; H10D62/00; H10D62/60; H10P; H10P14/00; H10P14/40; H10P14/412; H10P30/00; H10P30/20; H10P76/00; H10P76/40; H10P76/408; H10P76/4085
Claims Analysis
Total Claims: 28
Claim 1
Independent Claim
178 words
A manufacturing method of a semiconductor memory device having a vertical-type mask ROM with first-layer and second-layer gate electrodes, in which the second-layer gate electrodes are formed from a second conductive layer, between adjacent ones of the first-layer gate electrodes, which first-layer gate electrodes are formed from a first conductive layer and are disposed at a predetermined interval in a direction of gate length of the first-layer gate electrodes, comprising the steps of: forming the first-layer gate electrodes on a principal surface of a semiconductor substrate; implanting an impurity to write information into the principal surface of the semiconductor substrate between the first-layer gate electrodes by using the first-layer gate electrodes as a mask so as to write first information; after the step for forming the first-layer gate electrodes, further implanting an impurity to write information into the principal surface of the substrate beneath the first-layer gate electrodes through the first-layer gate electrodes, thereby writing second information; and forming the second-layer gate electrodes on the principal surface of the substrate in which said first information has been written.
Claim 2
Dependent Claim
178 words
A manufacturing method of a semiconductor memory device having a vertical-type mask ROM with first-layer and second-layer gate electrodes, in which the second-layer gate electrodes are formed from a second conductive layer, between adjacent ones of the first-layer gate electrodes, which first-layer gate electrodes are formed from a first conductive layer and are disposed at a predetermined interval in a direction of gate length of the first-layer gate electrodes, comprising the steps of: forming the first-layer gate electrodes on a principal surface of a semiconductor substrate; implanting an impurity to write information into the principal surface of the semiconductor substrate between the first-layer gate electrodes by using the first-layer gate electrodes as a mask so as to write first information; after the step for forming the first-layer gate electrodes, further implanting an impurity to write information into the principal surface of the substrate beneath the first-layer gate electrodes through the first-layer gate electrodes, thereby writing second information; and forming the second-layer gate electrodes on the principal surface of the substrate in which said first information has been written.
Claim 3
Dependent Claim
34 words
A method according to claim 1, wherein said further implanting an impurity to write information is performed after said implanting an impurity to write information and prior to said forming the second-layer gate electrodes.
Claim 4
Dependent Claim
34 words
A method according to claim 1, wherein said further implanting an impurity to write information is performed after said forming the first-layer gate electrodes and prior to said implanting an impurity to write information.
Claim 5
Dependent Claim
132 words
A method according to claim 1, wherein said implanting an impurity is performed at an energy level to implant impurities sufficiently near the principal surface of the substrate so as to form an impurity region extending to the principal surface of the substrate between the first-layer gate electrodes; and wherein said further implanting an impurity is performed at an energy level to implant impurities sufficiently spaced from the principal surface of the substrate between the first-layer gate electrodes so as to form an impurity region spaced from the principal surface between the first-layer gate electrodes, and to implant impurities sufficiently near the principal surface of the substrate beneath the first-layer gate electrodes so as to form an impurity region extending to the principal surface of the substrate beneath the first-layer gate electrodes.
Claim 6
Dependent Claim
53 words
A method according to claim 1, further comprising a step of annealing, after said implanting an impurity and said further implanting an impurity, so as to form respective impurity regions in the semiconductor substrate, extending to the principal surface of the substrate, between the first-layer gate electrodes and beneath the first-layer gate electrodes.
Claim 7
Dependent Claim
41 words
A method according to claim 1, wherein said further implanting an impurity to write information is performed to introduce impurities into the semiconductor substrate both beneath the first-layer gate electrodes, through the first-layer gate electrodes, and between the first-layer gate electrodes.
Claim 8
Dependent Claim
23 words
A method according to claim 1, wherein the first-layer gate electrodes and the second-layer gate electrodes respectively form memory cells including an MISFET.
Claim 9
Dependent Claim
72 words
A method according to claim 7, wherein said implanting an impurity to write information implants the impurity substance through an ion implantation with a sufficiently low energy which does not allow implanted ions to pass through the first-layer gate electrodes; and wherein said further implanting an impurity for writing information implants the impurity through ion implantation with a sufficiently high energy which allows implanted ions to pass through the first-layer gate electrodes.
Claim 10
Dependent Claim
73 words
A method according to claim 1, wherein said implanting an impurity to write information implants the impurity substance through an ion implantation with a sufficiently low energy which does not allow implanted ions to pass through the first-layer gate electrodes; and wherein said further implanting an impurity for writing information implants the impurity through an ion implantation with a sufficiently high energy which allows implanted ions to pass through the first-layer gate electrodes.
Claim 11
Dependent Claim
41 words
A method according to claim 9, wherein said further implanting an impurity for writing implants the impurity in threshold voltage control regions beneath the first-layer gate electrodes and in regions other than threshold voltage control regions beneath the second-layer gate electrodes.
Claim 12
Dependent Claim
34 words
A method according to claim 10, including the further step of forming masks in self-alignment with respect to the first-layer gate electrodes, on the first-layer gate electrodes, prior to the further implanting an impurity.
Claim 13
Dependent Claim
37 words
A method according to claim 11, wherein said mask is so configured to control the position that the impurity is implanted below the first-layer gate electrodes and the second-layer gate electrodes in said further implanting an impurity.
Claim 14
Dependent Claim
15 words
A method according to claim 11, wherein said masks are made of an insulating material.
Claim 15
Dependent Claim
62 words
A method according to claim 13, wherein the step of forming the masks includes forming a layer of the insulating material on a layer for forming the first-layer gate electrodes, and selectively etching both the layer for forming the first-layer gate electrodes and the layer of insulating material, by anisotropic etching, so as to form said first-layer gate electrodes and said masks.
Claim 16
Dependent Claim
15 words
A method according to claim 11, wherein said masks are made of a photoresist material.
Claim 17
Dependent Claim
63 words
A method according to claim 15, wherein said forming the first-level gate electrodes includes forming a layer of material for the first-layer gate electrodes and selectively etching said layer of material, using photoresist masks on said layer of material, said photoresist masks being retained on the first-layer gate electrodes to form said masks formed in self-alignment with respect to the first-layer gate electrodes.
Claim 18
Dependent Claim
57 words
A method according to claim 10, wherein said implanting an impurity to write the first information and said further implanting an impurity to write the second information are implanting steps for respectively setting threshold voltages below said second-layer gate electrodes and below said first-layer gate electrodes from a depletion type to an enhancement type, or vice versa.
Claim 19
Dependent Claim
39 words
A method according to claim 1, including the further step of forming masks respectively on the first-layer gate electrodes, prior to said further implanting an impurity, the masks being retained on the first-layer gate electrodes during said further implanting.
Claim 20
Dependent Claim
32 words
A method according to claim 18, wherein the masks formed on the first-layer gate electrodes have the same configuration as the respective first-layer gate electrodes, and cover the respective first-layer gate electrodes.
Claim 21
Dependent Claim
82 words
A method according to claim 1, wherein the memory device includes third-layer gate electrodes, with the third-layer gate electrodes being provided at some of the predetermined intervals between first-layer gate electrodes and the second-layer gate electrodes being provided at other of the predetermined intervals, the method including the further step of forming the third-layer gate electrodes on some of said predetermined intervals, said second-layer gate electrodes being formed on others of said predetermined intervals, alternating with said some of said predetermined intervals.
Claim 22
Dependent Claim
24 words
A method according to claim 20, wherein said third-layer gate electrodes are formed to overlap the second-layer gate electrodes on the first-layer gate electrodes.
Claim 23
Dependent Claim
19 words
A method according to claim 1, wherein the second-layer gate electrodes are formed to overlap the first-layer gate electrodes.
Claim 24
Dependent Claim
57 words
A method according to claim 1, wherein said implanting an impurity to write the first information and said further implanting an impurity to write the second information are implanting steps for respectively setting threshold voltages below said second-layer gate electrodes and below said first-layer gate electrodes from a depletion type to an enhancement type, or vice versa.
Claim 25
Dependent Claim
168 words
A manufacturing method of a semiconductor memory device having a vertical-type mask ROM in which, between a plurality of gate electrodes of a first layer disposed at a predetermined interval in a direction of gate length, gate electrodes are formed from additional layers, comprising the steps of: forming the gate electrodes of the first layer on a principal surface of a semiconductor substrate; implanting an impurity, to write information, into the principal surface of the substrate, between the gate electrodes of a first layer, by using the gate electrodes of a first layer as a mask so as to write first information; after the step of forming the gate electrodes of the first layer, further implanting an impurity to write information in the principal surface of the substrate beneath the first-layer gate electrodes through the first-layer gate electrodes, thereby writing second information; and forming gate electrodes of at least a second layer on the principal surface of the semiconductor substrate in which said first information has been written.
Claim 26
Dependent Claim
168 words
A manufacturing method of a semiconductor memory device having a vertical-type mask ROM in which, between a plurality of gate electrodes of a first layer disposed at a predetermined interval in a direction of gate length, gate electrodes are formed from additional layers, comprising the steps of: forming the gate electrodes of the first layer on a principal surface of a semiconductor substrate; implanting an impurity, to write information, into the principal surface of the substrate, between the gate electrodes of a first layer, by using the gate electrodes of a first layer as a mask so as to write first information; after the step of forming the gate electrodes of the first layer, further implanting an impurity to write information in the principal surface of the substrate beneath the first-layer gate electrodes through the first-layer gate electrodes, thereby writing second information; and forming gate electrodes of at least a second layer on the principal surface of the semiconductor substrate in which said first information has been written.
Claim 27
Dependent Claim
29 words
A method according to claim 24, wherein the gate electrodes of at least a second layer are formed so as to overlap the gate electrodes of the first layer.
Claim 28
Dependent Claim
86 words
A method according to claim 24, wherein the step of forming gate electrodes of at least a second layer includes forming gate electrodes of at least a second layer and a third layer, with the gate electrodes of both the second and third layers being formed so as to overlap the gate electrodes of the first layer, and the gate electrodes of the third layer being formed so as to overlap the gate electrodes of the second layer on the gate electrodes of the first layer.
References Cited (Backward Citations)
JPS5341118A
Cited
US4342100A
Cited
US4295209A
Cited
US4364167A
Cited
US4356042A
Cited
US4500975A
Cited
US4358889A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-04-03 | 1992-10-03 | 1993-04-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-04-03 | 1996-10-03 | 1997-04-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-04-03 | 2000-10-03 | 2001-04-04 | $7700.00 | Window Closed / Lapsed |