Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
159 words
A device for calculating the sum of the squares of up to "n" numbers each number having up to "m" binary elements, wherein "n" and "m" are greater than or equal to "2", comprising: a systolic network of identical cells arranged in rows and columns including an upper row, a lower row and an input column, each row adapted for calculating the square of one of said numbers; input presentation means connected to said network for supplying signals representing the "n" numbers to said network; a first peripheral circuit means for supplying signals to the upper row; second peripheral circuit means for supplying signals to the input column; output circuit means connected to the lower row; means for linking contiguous rows of said cells to carry forward the calculation results of an upper row to the next lower row and wherein the output circuit comprises an adding component supplying a result from sums brought forward from the last row.
Claim 2
Independent Claim
159 words
A device for calculating the sum of the squares of up to "n" numbers each number having up to "m" binary elements, wherein "n" and "m" are greater than or equal to "2", comprising: a systolic network of identical cells arranged in rows and columns including an upper row, a lower row and an input column, each row adapted for calculating the square of one of said numbers; input presentation means connected to said network for supplying signals representing the "n" numbers to said network; a first peripheral circuit means for supplying signals to the upper row; second peripheral circuit means for supplying signals to the input column; output circuit means connected to the lower row; means for linking contiguous rows of said cells to carry forward the calculation results of an upper row to the next lower row and wherein the output circuit comprises an adding component supplying a result from sums brought forward from the last row.
Claim 3
Dependent Claim
77 words
A device for summing squares as claimed in claim 1, further comprising clock means having a frequency 1/T connected to each network and in which each cell comprises first delay means to delay a data bit by an interval T multiplying means connected to said delay means and adding means connected to said multiplying means for adding a result of the multiplying means to a carry input YI for generating a carry signal at an output YO.
Claim 4
Dependent Claim
39 words
A device for summing squares as claimed in claim 2, wherein each cell comprises second delay means for delaying a control signal received at an input CI by an interval T for thereafter being supplied to an output CO.
Claim 5
Dependent Claim
46 words
A device for summing squares as claimed in claim 2 intented for two's complement numbers, in which each cell also comprises third delay means connected to an input EFI to delay a second binary control signal by an interval T before presentation to an output EFO.
Claim 6
Dependent Claim
54 words
A device for summing squares as claimed in claim 1, in which the first peripheral circuit comprises delay means for delaying a binary control signal formed on the appearance of a first binary data signal by 2T and supplying this delayed control signal to an input CI of the cells of the upper row.
Claim 7
Dependent Claim
44 words
A device for summing squares as claimed in claim 1 intended for two's complement numbers, in which the second peripheral circuit means comprises delay means for delaying a second binary control element formed on the appearance of an mth binary data element by T.
Claim 8
Independent Claim
57 words
A device for summing squares as claimed in any of claims 1 to 6, in which the presentation means comprising "n" delay means having a delay of 0, T, . . . , (n-1)T respectively, one of said "n" delay means connected to each cell of said input column and whilst the systolic network comprises "m" columns.
Claim 9
Dependent Claim
118 words
A device for summing squares as claimed in claim 6 in which the presentation means comprises "n" delay means each allocated to a data element input of the cells of the input column, these "n" delay means producing delays of 0, T, . . . (n-1)T respectively, and "n" branch means connected to the outputs of these "n" delay means to apply, in a first stage, the "m" binary data elements directly to the input column and, in a second stage, to apply the last k binary elements after a time T following the appearance of the last binary data element (k=(m-1)/2 with m odd and k=(m/2)-1 with m even), and wherein the systolic network comprises (m-k) columns.
Claim 10
Dependent Claim
38 words
A device for summing squares as claimed in claim 8, intended for two's complement numbers, further comprising hold circuit means for supplying in series the number "n" to input YI of the first cell of the input column.