Patent US4816738A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4816738A Expired / Lapsed US ⏱️ 0.0 years remaining

Tap changing power regulator for airport lighting

Assignee: ETS AUGIER SA ZI LERE AVENUE N 2243 - 06516 CARROS CEDES (FRANCE)
•
Filing: 1988-07-28
•
Granted: 1989-03-28
•
Expires: 2008-07-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A power current regulator, in particular for airport lighting, includes transformers in series with intermediate taps on their secondary windings staged a various different numerical weights. In each case, one of said taps is selected by a latch memory (MV) preceded by an up/down counter (CD). These circuits are actuated by a control circuit as a function of the current detected by a current transformer (TIC) connected in series with the load.

Inventors

  • 👤 Jean-Pierre Nicolas

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 20:57
CPC Classifications
G; G05; G05F; G05F1/00; G05F1/10; G05F1/12; G05F1/14; G05F1/16; G05F1/20; H; H05; H05B; H05B47/00; H05B47/10; H05B47/155

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 279 words
A power current regulator circuit of the type comprising: an input for an alternating mains feed; a first transformer whose primary winding is connected to said input and whose secondary winding contains a staged set of taps; at least one intermediate transformer similar to the first transformer; a last transformer whose secondary winding is intended to be connected to the load to be regulated via a member for measuring the load current or the load voltage; a series of controlled switches suitable for connecting each tap of each transformer to the following transformer; and control means for switching one of said switches in each of said series to the conducting state; wherein said control means comprise: a comparator stage for comparing the value measured by said measuring member with a reference value; a clock signal generator triggered by the beginning of each zero crossing in the mains voltage, and subsequently by the zero crossing in the current flowing through the load; an up/down counter circuit suitable for defining a count capable of changing stepwise depending on the result of the comparison and at the rate of the clock signal, and including as many up/down counters as there are tapped transformers; latch memories connected to the parallel outputs from the up/down counters; means capable of actuating the latch memories with at least one predetermined delay relative to the clock signal depending on the direction of counter variation; a timing circuit for a selected timing period, and triggered at another predetermined delay relative to the clock signal; and decoder means connected to the parallel outputs of the latch memories in order to actuate said series of switches during said timing period.
Claim 2
Dependent Claim 279 words
A power current regulator circuit of the type comprising: an input for an alternating mains feed; a first transformer whose primary winding is connected to said input and whose secondary winding contains a staged set of taps; at least one intermediate transformer similar to the first transformer; a last transformer whose secondary winding is intended to be connected to the load to be regulated via a member for measuring the load current or the load voltage; a series of controlled switches suitable for connecting each tap of each transformer to the following transformer; and control means for switching one of said switches in each of said series to the conducting state; wherein said control means comprise: a comparator stage for comparing the value measured by said measuring member with a reference value; a clock signal generator triggered by the beginning of each zero crossing in the mains voltage, and subsequently by the zero crossing in the current flowing through the load; an up/down counter circuit suitable for defining a count capable of changing stepwise depending on the result of the comparison and at the rate of the clock signal, and including as many up/down counters as there are tapped transformers; latch memories connected to the parallel outputs from the up/down counters; means capable of actuating the latch memories with at least one predetermined delay relative to the clock signal depending on the direction of counter variation; a timing circuit for a selected timing period, and triggered at another predetermined delay relative to the clock signal; and decoder means connected to the parallel outputs of the latch memories in order to actuate said series of switches during said timing period.
Claim 3
Dependent Claim 71 words
A circuit according to claim 1, wherein the taps of the various transformers are selected so as to obtain given accuracy which is substantially constant over the entire range over which the value of the measured current or voltage may vary, and wherein the number bases of the up/down counter circuits and of the decoder circuits are selected as a function of the distributions of the taps on the various transformers.
Claim 4
Dependent Claim 39 words
A circuit according to claim 1, wherein, when the value of an up/down counter increases, the corresponding latch memory update takes place during the stage during which said corresponding series of switches are actuated by the corresponding decoder means.
Claim 5
Dependent Claim 111 words
A circuit according to claim 1, wherein each controlled switch comprises two thyristors connected head-to-tail, with one of them being controlled relative to its secondary tap and with the other of them being controlled relative to the outlet common to the thyristors, in that the thyristors are associated with respective control transistors and including an individual power supply for the circuits associated with the taps and a common power supply for the circuits associated with the common outlet, and wherein both transistors are isolated by respective opto-couplers connected to the decoder means, said opto-couplers being enabled by respective opposite-polarity squarewave signals synchronized with the zero crossings of the power supply current.
Claim 6
Dependent Claim 60 words
A circuit according to claim 1, wherein the predetermined time delay normally has a value which is small or zero, with said predetermined delay having a higher value when the switching on of a new thyristor is deferred, and wherein the value of said predetermined delay increases on going from the most significant latch memory to the less significant memories.
Claim 7
Dependent Claim 48 words
A circuit according to claim 1, including monitor means for preventing a changed control signal concerning the state of a thyristor from being taken into account, in particular at the level of the decoding means, in the event that the thyristor is short-circuited or the load is short-circuited.
Claim 8
Dependent Claim 25 words
A circuit according to claim 6, wherein the monitor means are sensitive to the existence of a reverse voltage at the terminals of each transistor.
Claim 9
Dependent Claim 31 words
A device according to claim 6, wherein the short circuit state of the two thyristors causes a circuit breaker to be operated suitable for protecting at least said series of switches.
Claim 10
Dependent Claim 47 words
A circuit according to claim 8, including an auxiliary contactor disposed between one of the taps of a transformer and the corresponding pair of thyristors, said contactor being closed when the circuit breaker is open in order to ensure degraded operation of the circuit as a whole.
Claim 11
Dependent Claim 23 words
A circuit according to claim 1, wherein an insufficient current state causes a main contactor to be operated, preferably after a time delay.
Claim 12
Dependent Claim 33 words
A circuit according to claim 1, wherein an excess current state causes the up/down counter circuit to be reset to zero, and if the excess current continues, causes the main contactor to operate.
Claim 13
Dependent Claim 30 words
A circuit according to claim 1, wherein the clock signal pulses are eliminated when they lie outside a several millisecond window of selected duration relative to the voltage zero crossings.

References Cited (Backward Citations)

US3603971A Cited
US3743921A Cited
US3818321A Cited
US3921059A Cited
US3970918A Cited
GB2125194A Cited
US4623834A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-03-27 1992-09-26 1993-03-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-03-27 1996-09-26 1997-03-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-03-27 2000-09-26 2001-03-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag