Patent JPS5648136A successfully refreshed from Google Patents.
Patent US469177A successfully refreshed from Google Patents.
US4816701A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Comparator circuit
Assignee: Mitsubishi Electric Corp
•
Filing: 1987-12-10
•
Granted: 1989-03-28
•
Expires: 2007-12-10
Abstract
Abstract A comparator circuit for comparing an input signal Ein with a reference signal Vref. The comparator circuit includes an input circuit 1, a capacitor 4, first and second supply circuits 15,16, a voltage-stabilizing circuit 6, an output circuit 7 and control means φ, φ. The input circuit selectively supplies either the input signal, or the reference signal to node 1N. The first supply circuit 15 supplies potential VDD to node 3N when the potential at node 2N is above a first voltage potential V1, and the second supply circuit supplies potential VDD to node 4N when the potential at the second node is above a second voltage potential V2. The voltage-stabilizing circuit 6 selectively connects the output terminal to a supply terminal, or a ground terminal. The output circuit includes an inverter circuit 2 and a switching circuit 3. The control means controls the comparator circuit so that during an equalizing period, the circuit produces a balance voltage Vbal, and during a sampling period, the circuit compares the input signal with the reference signal.
Inventors
- 👤 Hideki Ando
- 👤 Takeo Nakabayashi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 06:19
CPC Classifications
G; G01; G01R; G01R19/00; G01R19/165; G01R19/16566; G01R19/16576; H; H03; H03K; H03K5/00; H03K5/22; H03K5/24; H03K5/2472; H03K5/249
Claims Analysis
Total Claims: 17
Claim 1
Independent Claim
236 words
A comparator circuit for comparing an input signal with a reference signal, comprising: an output terminal; first, second, third and fourth nodes; input means coupled to the first node, for supplying one of the input signal and the reference signal to the first node; electrical means, coupled between the first and second nodes, for electrically connecting said input means to the second node; first means, coupled to said second and third nodes, for supplying a supply potential to the third node when the second node is above a first threshold potential; second means, coupled to the second and fourth nodes, for supplying the supply potential to the fourth node when the second node is above a second threshold potential; voltage-stabilizing means, coupled to the second node, for connecting the second node to the supply potential when the output terminal is below the first threshold potential, and for connecting the second node to a ground potential when the output terminal is above the second threshold potential; an output circuit comprising an inverter circuit connected between the third and fourth nodes, and means, coupled between the second node and the output terminal, for connecting the second node to the output terminal, said inverter circuit having a higher on-resistance than said voltage stabilizing means; and control means, coupled to said input means, said first and second means, said voltage-stabilizing means and said connecting means, for supplying control signals thereto.
Claim 2
Dependent Claim
236 words
A comparator circuit for comparing an input signal with a reference signal, comprising: an output terminal; first, second, third and fourth nodes; input means coupled to the first node, for supplying one of the input signal and the reference signal to the first node; electrical means, coupled between the first and second nodes, for electrically connecting said input means to the second node; first means, coupled to said second and third nodes, for supplying a supply potential to the third node when the second node is above a first threshold potential; second means, coupled to the second and fourth nodes, for supplying the supply potential to the fourth node when the second node is above a second threshold potential; voltage-stabilizing means, coupled to the second node, for connecting the second node to the supply potential when the output terminal is below the first threshold potential, and for connecting the second node to a ground potential when the output terminal is above the second threshold potential; an output circuit comprising an inverter circuit connected between the third and fourth nodes, and means, coupled between the second node and the output terminal, for connecting the second node to the output terminal, said inverter circuit having a higher on-resistance than said voltage stabilizing means; and control means, coupled to said input means, said first and second means, said voltage-stabilizing means and said connecting means, for supplying control signals thereto.
Claim 3
Dependent Claim
54 words
The comparator circuit of claim 1, wherein said input means comprises: an input terminal for receiving the input signal, a first switching circuit connected between said input terminal and the first node, a reference terminal for receiving the reference signal, and a second switching circuit connected between the reference terminal and the first node.
Claim 4
Dependent Claim
32 words
The comparator circuit of claim 1, wherein said first means comprises a switching circuit connected to the second node, and a buffer circuit connected between said switching circuit and the third node.
Claim 5
Dependent Claim
32 words
The comparator circuit of claim 1, wherein said second means comprises a switching circuit connected to the second node and a buffer circuit connected between said switching circuit and the fourth node.
Claim 6
Dependent Claim
42 words
The comparator circuit of claim 1, wherein said voltage-stabilizing means comprises a first terminal for receiving the supply potential, a second terminal connected to a ground potential, and a plurality of MOS transistors connected in series between said first and second terminals.
Claim 7
Dependent Claim
18 words
The comparator circuit of claim 1, wherein said connecting means of said output circuit comprises a switching circuit.
Claim 8
Dependent Claim
18 words
The comparator circuit of claim 1, where said first threshold voltage is lower than said second threshold voltage.
Claim 9
Dependent Claim
28 words
The comparator circuit of claim 1, wherein said voltage-stabilizing means is operable when the output terminal is below the first threshold voltage and above the second threshold voltage.
Claim 10
Dependent Claim
13 words
The comparator circuit of claim 1, wherein said electrical means comprises a capacitor.
Claim 11
Dependent Claim
27 words
The comparator circuit of claim 2, wherein said first and second switching circuits each includes a p-channel MOS transistor connected in parallel with a n-channel MOS transistor.
Claim 12
Dependent Claim
23 words
The comparator circuit of claim 3, wherein said switching circuit includes a p-channel MOS transistor connected in parallel with a n-channel MOS transistor.
Claim 13
Dependent Claim
17 words
The comparator circuit of claim 3, wherein said buffer circuit comprises two CMOS inverters connected in series.
Claim 14
Dependent Claim
17 words
The comparator circuit of claim 4, wherein said buffer circuit comprises two CMOS inverters connected in series.
Claim 15
Dependent Claim
23 words
The comparator circuit of claim 4, wherein said switching circuit includes a p-channel MOS transistor connected in parallel with a n-channel MOS transistor.
Claim 16
Dependent Claim
57 words
The comparator circuit of claim 5, wherein said plurality of MOS transistors includes four MOS transistors, two of said four transistors being p-channel MOS transistors connected in series between said first terminal and the second node, and two of said four transistors being n-channel MOS transistors connected in series between said second terminal and the second node.
Claim 17
Dependent Claim
23 words
The comparator circuit of claim 6, wherein said switching circuit includes a p-channel MOS transistor connected in parallel with a n-channel MOS transistor.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-03-27 | 1992-09-26 | 1993-03-28 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-03-27 | 1996-09-26 | 1997-03-28 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-03-27 | 2000-09-26 | 2001-03-28 | $7700.00 | Window Closed / Lapsed |