Patent US4811482A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4811482A Expired / Lapsed US ⏱️ 0.0 years remaining

Method for producing molded circuit boards

Assignee: Individual
•
Filing: 1987-08-05
•
Granted: 1989-03-14
•
Expires: 2007-08-05
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method for producing circuit boards having embedded three-dimensional wiring patterns and exposed mounting pads for receiving surface mounted components and terminals in which the exposed mounting pads are formed by forming junctions between the conductors and a substrate which is in turn used as at least a portion of mold for receiving hardenable material for encapsulating the conductors and forming the circuit board and in which the junctions become exposed to define mounting pads when the substrate is removed.

Inventors

  • 👤 Kenneth W. Moll

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-31 18:58
CPC Classifications
H; H05; H05K; H05K3/00; H05K3/10; H05K3/103; H05K1/00; H05K1/02; H05K1/11; H05K1/119; H05K1/0284; H05K1/111; H05K2201/00; H05K2201/09; H05K2201/09009; H05K2201/09045; H05K2201/09118; H05K2201/09818; H05K2201/0999; H05K2201/10; H05K2201/10227; H05K2201/1028; H05K2201/10287; H05K2201/10613; H05K2201/10954; H05K2201/10977; H05K2201/20; H05K2201/2072; H05K2203/00; H05K2203/01; H05K2203/0147; H05K2203/0152; H05K3/007; H05K3/30; H05K3/32; H05K3/34; H05K3/341; Y; Y10; Y10T; Y10T29/00; Y10T29/49; Y10T29/49002; Y10T29/49117; Y10T29/49124; Y10T29/49155; Y10T29/49158

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 165 words
In a method for fabricating circuitry for electronic components in which the circuitry has three-dimensionally disposed electrical conductors and an array of flat terminal pads on an exposed surface connected to the conductors, the steps of forming temporary, bonded junctions between electrical conductors in the circuitry and a temporary substrate at predetermined terminal sites in which the area of each junction constitutes the area of an eventual terminal pad and with the conductors passing out of the plane of the substrate between junctions establishing a mold within which to encapsulate the electrical conductors, at least a portion of the surface of the substrate comprising at least a portion of the interior of the mold, injecting hardenable molding material into the mold to encapsulate the conductors and to surround the backs and sides of each of the terminal pads and separating the mold from the hardened molding material including separating the temporarily bonded junctions between the substrate and the electrical conductors to expose the terminal pads.
Claim 2
Dependent Claim 165 words
In a method for fabricating circuitry for electronic components in which the circuitry has three-dimensionally disposed electrical conductors and an array of flat terminal pads on an exposed surface connected to the conductors, the steps of forming temporary, bonded junctions between electrical conductors in the circuitry and a temporary substrate at predetermined terminal sites in which the area of each junction constitutes the area of an eventual terminal pad and with the conductors passing out of the plane of the substrate between junctions establishing a mold within which to encapsulate the electrical conductors, at least a portion of the surface of the substrate comprising at least a portion of the interior of the mold, injecting hardenable molding material into the mold to encapsulate the conductors and to surround the backs and sides of each of the terminal pads and separating the mold from the hardened molding material including separating the temporarily bonded junctions between the substrate and the electrical conductors to expose the terminal pads.
Claim 3
Dependent Claim 31 words
The method of claim 1 including the steps of joining the electrical conductors to the substrate by means of bonding functions selected from among soldering, resistance heating, ultrasonics, welding and thermocompression.
Claim 4
Dependent Claim 33 words
The method of claim 1 including the step of forming an electrical connector part concomitantly with the encapsulation of the circuitry by providing a mold for the connector part in the encapsulating mold.
Claim 5
Dependent Claim 38 words
The method of claim 1 including the step of forming a dissolvable substrate layer on a supporting surface prior to forming the temporary junctions thereon with the electrical conductors and dissolving the layer to expose the terminal pads.
Claim 6
Dependent Claim 24 words
The method of claim 1 including the step of forming the encapsulating mold as a mold defining a castable part for an electrical device.
Claim 7
Dependent Claim 24 words
The method of claim 1 in which the electrical conductors are pressure deformed on the temporary substrate to enlarge the area of the junctions.
Claim 8
Dependent Claim 42 words
The method as set forth in claim 1 wherein the step of forming each junction on the substrate further includes dereeling conductor wire from a common source and applying pressure on the wire to deform the wire to form the terminal pad.

References Cited (Backward Citations)

US3077658A Cited
US3430338A Cited
US3889363A Cited
US4710419A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-03-13 1992-09-12 1993-03-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-03-13 1996-09-12 1997-03-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-03-13 2000-09-12 2001-03-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag