Abstract Device for the testing and checking of the operation of blocks within an integrated circuit, characterized in that it is formed from a set of shift registers and logic circuits associated with each block of the circuit to be tested, the set of registers including at least one test register (35), one status register (36) and one mask register (37), the status register (36) being connected to the outputs (ST0 to ST15) of the block to be tested while the test and mask registers (35,37) and the logic circuits (38,39) are connected to a central processing unit (1) of the integrated circuit of which the blocks form part, the central processing unit (1) being also connected to the said blocks (7,10) by a common interrupt line (ΣINT).
Inventors
👤 Gerard Chauvel
👤 Jean Ciroux
Bibliographic Details
Application Number—
JurisdictionUS
Data Sourcegoogle_patents
Last Synchronized2026-10-31 14:31
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
109 words
Device for the testing and checking of the operation of blocks within an integrated circuit, comprising a set of shift registers and logic circuits associated with each block of the circuit to be tested, the said set of registers including at least one test register, one status register and one mask register, the status register being connected to the outputs of the block to be tested while the test and mask registers and the logic circuit are connected to a central processing unit of the integrated circuit of which the blocks form part, the central processing unit being also connected to the said blocks by a common interrupt line.
Claim 2
Dependent Claim
109 words
Device for the testing and checking of the operation of blocks within an integrated circuit, comprising a set of shift registers and logic circuits associated with each block of the circuit to be tested, the said set of registers including at least one test register, one status register and one mask register, the status register being connected to the outputs of the block to be tested while the test and mask registers and the logic circuit are connected to a central processing unit of the integrated circuit of which the blocks form part, the central processing unit being also connected to the said blocks by a common interrupt line.
Claim 3
Dependent Claim
47 words
Device according to claim 1, wherein the said logic circuits include a comparator of status signals coming from the block to be tested and mask signals delivered by the mask register, the said comparator being connected by the said interrupt line to the central control logic unit.
Claim 4
Dependent Claim
60 words
Device according to claim 2, wherein said comparator is formed from as many AND gates as there are outputs of the block to be tested one input of each gate being intended to receive a status signal from the said block and another input of this gate being connected to an output of the mask register of the same position.
Claim 5
Dependent Claim
30 words
Device according to claim 1, further including means connected with at least one internal sub-block of the block to be tested, intended to activate and test the corresponding internal sub-block.
Claim 6
Dependent Claim
24 words
Device according to claim 1, further including a device for checking the electrical propagation time of a signal within a block to be tested.