US4810900A
Expired / Lapsed
US
⏱️ 0.0 years remaining
ECL circuit with improved α-ray resistant properties
Assignee: Mitsubishi Electric Corp
•
Filing: 1987-04-20
•
Granted: 1989-03-07
•
Expires: 2007-04-20
Abstract
Abstract A semiconductor integrated circuit device with an ECL sequential circuit is disclosed, which comprises a data holding circuit provided the ECL sequential circuit for holding the output thereof, and an emitter follower for feeding the output of the data holding circuit as an input thereof, and an emitter follower circuit control circuit thereto. The emitter follower current when the emitter potential on the emitter follower is at a high level, is set to be lower than the emitter follower current when the emitter potential is at a low level.
Inventors
- 👤 Masatomi Okabe
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 22:27
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/01; H03K3/013; H03K3/02; H03K3/027; H03K3/037; H03K3/0375; H03K3/26; H03K3/28; H03K3/281; H03K3/286; H03K3/288; H03K3/2885
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
155 words
A semiconductor integrated circuit device with an ECL sequential circuit comprising: a series gated latch circuit provided in said ECL sequential circuit for holding a binary data signal thereof; an emitter follower circuit including a pair of first and second transistors, said first emitter follower transistor having its base connected to an output of said latch circuit and its emitter connected to an input of said latch circuit for feeding said binary data signal of said latch circuit back to said input of said latch circuit; and an emitter follower current control circuit having its input connected to an emitter of said second emitter follower transistor and its output connected to said emitter of said first emitter follower transistor to control an amount of emitter follower current to be lower when an emitter potential of said first emitter follower transistor is at a high level than when said emitter potential is at a low level.
Claim 2
Dependent Claim
155 words
A semiconductor integrated circuit device with an ECL sequential circuit comprising: a series gated latch circuit provided in said ECL sequential circuit for holding a binary data signal thereof; an emitter follower circuit including a pair of first and second transistors, said first emitter follower transistor having its base connected to an output of said latch circuit and its emitter connected to an input of said latch circuit for feeding said binary data signal of said latch circuit back to said input of said latch circuit; and an emitter follower current control circuit having its input connected to an emitter of said second emitter follower transistor and its output connected to said emitter of said first emitter follower transistor to control an amount of emitter follower current to be lower when an emitter potential of said first emitter follower transistor is at a high level than when said emitter potential is at a low level.
Claim 3
Dependent Claim
31 words
The semiconductor integrated circuit device according to claim 1, wherein a feedback portion of said latch circuit is a single-ended feedback circuit consisting of a bias transistor and a feedback transistor.
Claim 4
Dependent Claim
46 words
The semiconductor integrated circuit device according to claim 2, wherein a reference voltage is supplied to a base of said bias transistor and a collector potential of said bias transistor is fed back through said first emitter follower transistor to a base of said feedback transistor.
Claim 5
Dependent Claim
61 words
The semiconductor integrated circuit device according to claim 3, wherein said first emitter follower transistor is substantially cut off by said emitter follower current control circuit, which is coupled to both said base of said feedback transistor and said emitter of said first emitter follower transistor, when said emitter potential of said first emitter follower transistor is at a high level.
Claim 6
Dependent Claim
45 words
The semiconductor integrated circuit device according to claim 1, wherein said emitter follower current control circuit comprises an emitter coupled transistor pair consisting of a second bias transistor and a control transistor, with their emitters coupled to a negative-most power supply through a common resistor.
Claim 7
Dependent Claim
75 words
The semiconductor integrated circuit device according to claim 5, wherein a base and a collector of said second bias transistor are coupled to said reference terminal and a positive-most power supply, respectively, and a base and a collector of said control transistor are coupled to a collector of said feedback transistor through said second emitter follower transistor and both said base of said feedback transistor and said emitter of said first emitter follower transistor, respectively.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-03-06 | 1992-09-05 | 1993-03-07 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-03-06 | 1996-09-05 | 1997-03-07 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-03-06 | 2000-09-05 | 2001-03-07 | $7700.00 | Window Closed / Lapsed |