← Back to Patent Explorer
US4808915A Expired / Lapsed US ⏱️ 0.0 years remaining

Assembly of electronic components testable by a reciprocal quiescent testing technique

Assignee: Bull HN Information Systems Inc
•
Filing: 1986-09-02
•
Granted: 1989-02-28
•
Expires: 2006-09-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An electronic assembly is made up of a number of electronic components. Each of the electronic components having a means for putting the component in a quiescent state while the remaining components are in a functional state, thereby enabling the testing of individual components without disassembly.

Inventors

  • 👤 Robert J. Russell

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 19:13
CPC Classifications
G; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/3181; G01R31/3185; G01R31/318505; G01R31/2801; G01R31/2818

Claims Analysis

Total Claims: 7
Claim 1
Independent Claim 326 words
An electronic assembly to be tested by a reciprocal quiescence testing technique, said electronic assembly comprising: A. a plurality of electronic components; B. external quiescent control means including one of a selected intensity and wave length light or a magnetic field or air pressure or X-rays or a microwave for putting each of said plurality of electronic components in a quiescent state, said each of said plurality of electronic components including: logic means for receiving first signals from other electronic components of said plurality of electronic components, said logic means including: internal transducer switch means including a photo sensitive switch or a read switch or an air passive sensitive switch or an X-ray sensitive switch or a microwave sensitive switch respectively and responsive to said external quiescent control means in a first state for generating a control signal in a first state and responsive to said external control means in a second state for generating said control signal in a second state; said logic means being responsive to said control signal in said first state and said first signals for generating second signals in a queiscent state, and responsive to said control signal in said second state and said first signal for generating said second signals in a functional state; and C. testing means coupled to said electronic assembly for applying said external quiescent control means in said second state to one of said plurality of electronic components and applying said external quiescent control means in said first state to said other electronic components of said plurality of electronic components of said plurality of said other electronic components being said first signals to said one of said plurality of electronic components, said testing means including test measurement means for testing said one of said plurality of electronic components in isolation by applying logic levels to said first signals of said one of said plurality of electronic components for verifying the logic levels of said second signals.
Claim 2
Dependent Claim 326 words
An electronic assembly to be tested by a reciprocal quiescence testing technique, said electronic assembly comprising: A. a plurality of electronic components; B. external quiescent control means including one of a selected intensity and wave length light or a magnetic field or air pressure or X-rays or a microwave for putting each of said plurality of electronic components in a quiescent state, said each of said plurality of electronic components including: logic means for receiving first signals from other electronic components of said plurality of electronic components, said logic means including: internal transducer switch means including a photo sensitive switch or a read switch or an air passive sensitive switch or an X-ray sensitive switch or a microwave sensitive switch respectively and responsive to said external quiescent control means in a first state for generating a control signal in a first state and responsive to said external control means in a second state for generating said control signal in a second state; said logic means being responsive to said control signal in said first state and said first signals for generating second signals in a queiscent state, and responsive to said control signal in said second state and said first signal for generating said second signals in a functional state; and C. testing means coupled to said electronic assembly for applying said external quiescent control means in said second state to one of said plurality of electronic components and applying said external quiescent control means in said first state to said other electronic components of said plurality of electronic components of said plurality of said other electronic components being said first signals to said one of said plurality of electronic components, said testing means including test measurement means for testing said one of said plurality of electronic components in isolation by applying logic levels to said first signals of said one of said plurality of electronic components for verifying the logic levels of said second signals.
Claim 3
Dependent Claim 39 words
The electronic component as in claim 1 wherein said internal transducer switch means when in said first state also inhibits any free-running activity within said electronic component that would generate sufficient electrical noise to interfere with said testing means.
Claim 4
Dependent Claim 40 words
The electronic assembly as in claim 2 wherein said internal transducer switch means when in said first state also inhibits said first signals from generating any internal activity that would generate sufficient electrical noise to interfere with said testing means.
Claim 5
Dependent Claim 50 words
The electronic assembly as in claim 3 wherein said first signals generated internal activity is inhibited by, said control signal in said first state being used as one input to a logic gate of said logic means with another input to said logic gate being one of said first signals.
Claim 6
Dependent Claim 15 words
The electronic assembly as in claim 1 wherein said electronic component is a digital device.
Claim 7
Dependent Claim 15 words
The electronic assembly as in claim 1 wherein sadi electronic component is an analog device.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-02-28 1992-08-29 1993-02-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-02-28 1996-08-29 1997-02-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-02-28 2000-08-29 2001-02-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag