US4805094A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Multi-channel memory access circuit
Assignee: AT&T Inc
•
Filing: 1986-08-27
•
Granted: 1989-02-14
•
Expires: 2006-08-27
Abstract
Abstract In many situations, contiguous data is not stored at contiguous locations within a memory. This fact alone causes an increase in processor time for retrieval purposes or the intervention of a memory management unit of some type. The situation is compounded when large amounts of data must be obtained from the memory or stored in the memory in real time. This problem is addressed by arranging a dual ported memory between the main memory and the processor and transferring the desired data into the dual ported memory. A pair of buffers are then used for each channel having access to the memory. While one buffer is being read, the other is being loaded. This structure also allows multiple devices to access the single main memory substantially simultaneously.
Inventors
- 👤 Kevin J. Oye
- 👤 Enzo Paterno
- 👤 Thomas L. Smith
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-28 10:00
CPC Classifications
G; G06; G06F; G06F13/00; G06F13/14; G06F13/16; G06F13/1668; G06F13/1673
Claims Analysis
Total Claims: 22
Claim 1
Independent Claim
206 words
A circuit for retrieving data from a first memory for concurrent delivery to a plurality of output channels, said first memory being divided into addressable sectors each capable of storing m data elements, said circuit comprising means for defining periodic control intervals, each associated with a respective one of said output channels, means responsive to requests for data for delivery to a particular output channel for addressing certain of said sectors in said first memory during the control interval associated with said particular output channel, means operative during each said control interval for retrieving from said first memory a sector of m data elements stored in an individual one of said sectors, a second memory divided into buffers, each buffer being associated with a particular one of said output channels and with said control interval associated with said particular one of said output channels, each such buffer having storage capability for m data elements, means operative during each said control interval for transferring the retrieved m data elements from said first memory to said second memory and for storing said transferred data in said buffer associated with said control interval, and means for sequentially transferring data stored in each said buffer to said associated output channel.
Claim 2
Dependent Claim
206 words
A circuit for retrieving data from a first memory for concurrent delivery to a plurality of output channels, said first memory being divided into addressable sectors each capable of storing m data elements, said circuit comprising means for defining periodic control intervals, each associated with a respective one of said output channels, means responsive to requests for data for delivery to a particular output channel for addressing certain of said sectors in said first memory during the control interval associated with said particular output channel, means operative during each said control interval for retrieving from said first memory a sector of m data elements stored in an individual one of said sectors, a second memory divided into buffers, each buffer being associated with a particular one of said output channels and with said control interval associated with said particular one of said output channels, each such buffer having storage capability for m data elements, means operative during each said control interval for transferring the retrieved m data elements from said first memory to said second memory and for storing said transferred data in said buffer associated with said control interval, and means for sequentially transferring data stored in each said buffer to said associated output channel.
Claim 3
Dependent Claim
71 words
The circuit set forth in claim 1 wherein said second memory is arranged with a pair of buffers associated with each said control interval, and wherein data which is transferred from said first memory is stored alternately in said paired buffers, and means for transferring data from a first one of said paired buffers to an output channel while data is being transferred into the other end of said paired buffers.
Claim 4
Dependent Claim
22 words
The circuit set forth in claim 1 wherein said addressing means is operative to address one sector in each said control interval.
Claim 5
Dependent Claim
23 words
The circuit set forth in claim 1 wherein said storing means and said means for transferring data to said output channels operate concurrently.
Claim 6
Dependent Claim
49 words
The circuit set forth in claim 4 wherein said second memory includes a dual-ported memory and wherein one of the two ports of said dual-ported memory is arranged to receive data for storage therein and the other of said ports is arranged to transfer data to said output channels.
Claim 7
Dependent Claim
76 words
The circuit set forth in claim 1 wherein said data elements are stored within said first memory in sectors, each sector having stored therein m data elements and each sector having a starting address and wherein a plurality of said sectors are required to make up a message for delivery to a reading device, said first memory being arranged such that all of said addresses of the sectors of any one message are not necessarily contiguous.
Claim 8
Dependent Claim
101 words
The circuit set forth in claim 6 wherein said control intervals are arranged in repetitive frames, each frame having n said control intervals, where n equals the number of reading devices accessible to retrieve data from said first memory concurrently, and wherein said circuit further includes a processor for controlling interactions between said reading devices and said first memory, said processor operable to transform a request for data for delivery to a particular reading device into a plurality of sector addresses each said address provided to said first memory during the same relative control interval in repetitive ones of said frames.
Claim 9
Dependent Claim
31 words
The circuit set forth in claim 1 wherein data elements stored within said first memory for subsequent delivery to a particular output channel need not be stored at contiguous address locations.
Claim 10
Dependent Claim
36 words
The circuit set forth in claim 1 wherein said first memory to second memory transferring and storing means includes means for storing identical data elements in each of a plurality of buffers within said second memory.
Claim 11
Independent Claim
265 words
A system for retrieving data messages from a first memory in which each such message is sub-divided into sub-messages, each sub-message having m data elements stored in said first memory at contiguous locations therein, each sub-message further being stored in a sector of said first memory having a starting address and the sectors not being contiguous, said system comprising means for supplying retrieved messages concurrently to a plurality n of output channels, means for assembling the starting addresses for the sectors of a message to be delivered to any said channel at a particular time, means for defining frames of control intervals, each such frame containing n such control intervals, each such control interval in repetitive ones of said frames being associated with one of said n output channels, means operative during each repetitive control interval associated with a particular output channel for providing to said first memory any assembled ones of said addresses for said particular output channel, a second memory divided into n buffers, each buffer being associated with a particular one of said output channels and with said control interval associated with said particular output channels, each said buffer having storage capability for a sub-message from said first memory, means responsive to said providing means and operable during each said control interval for storing a sub-message of data elements from said first memory in said buffer of said second memory associated with said control interval, and means operative during each said control interval for transferring to said output channel associated with said control interval the data element associated with said output channel.
Claim 12
Independent Claim
265 words
A system for retrieving data messages from a first memory in which each such message is sub-divided into sub-messages, each sub-message having m data elements stored in said first memory at contiguous locations therein, each sub-message further being stored in a sector of said first memory having a starting address and the sectors not being contiguous, said system comprising means for supplying retrieved messages concurrently to a plurality n of output channels, means for assembling the starting addresses for the sectors of a message to be delivered to any said channel at a particular time, means for defining frames of control intervals, each such frame containing n such control intervals, each such control interval in repetitive ones of said frames being associated with one of said n output channels, means operative during each repetitive control interval associated with a particular output channel for providing to said first memory any assembled ones of said addresses for said particular output channel, a second memory divided into n buffers, each buffer being associated with a particular one of said output channels and with said control interval associated with said particular output channels, each said buffer having storage capability for a sub-message from said first memory, means responsive to said providing means and operable during each said control interval for storing a sub-message of data elements from said first memory in said buffer of said second memory associated with said control interval, and means operative during each said control interval for transferring to said output channel associated with said control interval the data element associated with said output channel.
Claim 13
Dependent Claim
71 words
The system set forth in claim 10 wherein said second memory is arranged with a pair of buffers associated with each said control interval and wherein data which is transferred from said first memory is stored alternately in said paired buffers, and means for transferring data from a first one of said paired buffers to an output channel while data is being transferred into the other one of said paired buffers.
Claim 14
Independent Claim
316 words
A system for retrieving data messages from, or storing messages in, a first memory in which each such message is sub-divided into sub-messages, each sub-message having m data elements stored in said first memory at contiguous locations therein, each sub-message further being stored in a sector of said first memory having a starting address, and the sectors not being contiguous, said system comprising means for supplying retrieved messages concurrently to, or for receiving messages concurrently from, a plurality of n channels, means for assembling the starting addresses for the sectors of a message to be delivered to or received from any said channel at a particular time, means for defining frames of control intervals, each such frame containing n such control intervals, each such control interval in repetitive ones of said frames being associated with one of said n channels, means operative during each repetitive control interval associated with a particular channel for providing to said first memory any assembled ones of said addresses for said particular channel, a second memory divided into n buffers, each buffer being associated with a particular one of said channels and with said control interval associated with said particular channels, each said buffer having storage capability for a sub-message stored or retrieved from said first memory, means responsive to said providing means and operable during each said control interval for retrieving a sub-message from said first memory and storing the sub-message in the buffer of said second memory associated with said control interval or retrieving a sub-message from the buffer of said second memory associated with said control interval and storing the sub-message in said first memory, and means operative during each said control interval for transferring from said second memory to said channel associated with said control interval or transferring from said channel associated with said control interval to said second memory the data element associated with said channel.
Claim 15
Independent Claim
316 words
A system for retrieving data messages from, or storing messages in, a first memory in which each such message is sub-divided into sub-messages, each sub-message having m data elements stored in said first memory at contiguous locations therein, each sub-message further being stored in a sector of said first memory having a starting address, and the sectors not being contiguous, said system comprising means for supplying retrieved messages concurrently to, or for receiving messages concurrently from, a plurality of n channels, means for assembling the starting addresses for the sectors of a message to be delivered to or received from any said channel at a particular time, means for defining frames of control intervals, each such frame containing n such control intervals, each such control interval in repetitive ones of said frames being associated with one of said n channels, means operative during each repetitive control interval associated with a particular channel for providing to said first memory any assembled ones of said addresses for said particular channel, a second memory divided into n buffers, each buffer being associated with a particular one of said channels and with said control interval associated with said particular channels, each said buffer having storage capability for a sub-message stored or retrieved from said first memory, means responsive to said providing means and operable during each said control interval for retrieving a sub-message from said first memory and storing the sub-message in the buffer of said second memory associated with said control interval or retrieving a sub-message from the buffer of said second memory associated with said control interval and storing the sub-message in said first memory, and means operative during each said control interval for transferring from said second memory to said channel associated with said control interval or transferring from said channel associated with said control interval to said second memory the data element associated with said channel.
Claim 16
Dependent Claim
109 words
The system set forth in claim 12 wherein said second memory is arranged with a pair of buffers associated with each said control interval and wherein data which is transferred to or from said first memory is stored alternately in said paired buffers, and means for transferring data from a first one of said paired buffers to said channel while data is being transferred into the other one of said paired buffers from said first memory or for transferring data to a first one of said paired buffers from said channel while data is being transferred out of the other one of said paired buffers into said first memory.
Claim 17
Dependent Claim
255 words
A circuit operative for handling data to or from a first memory for concurrent delivery from or to a plurality of channels, said first memory being divided into addressable sectors each capable of storing m data elements, said circuit comprising means for defining periodic control intervals, each associated with a respective one of said channels, means responsive to requests for data for delivery from or to a particular channel for addressing certain of said sectors in said first memory during the control interval associated with said particular channel, means operative during each said control interval for removing m data elements being stored in an individual one of said sectors from said first memory or removing m data elements to be stored in associated sectors in said first memory from said channels, a second memory divided into buffers, each buffer being associated with a particular one of said channels and with said control interval associated with said particular one of said channels, each such buffer having storage capability for m data elements, means operative during each said control interval for transferring the removed m data elements from said first memory or from said channels to said second memory and for storing said transferred data in said buffer associated with said control interval, and means for sequentially transferring data which is stored in each said buffer from said first memory to said associated channel or for sequentially transferring data which is stored in each said buffer from said channels to said associated sectors in said first memory.
Claim 18
Dependent Claim
255 words
A circuit operative for handling data to or from a first memory for concurrent delivery from or to a plurality of channels, said first memory being divided into addressable sectors each capable of storing m data elements, said circuit comprising means for defining periodic control intervals, each associated with a respective one of said channels, means responsive to requests for data for delivery from or to a particular channel for addressing certain of said sectors in said first memory during the control interval associated with said particular channel, means operative during each said control interval for removing m data elements being stored in an individual one of said sectors from said first memory or removing m data elements to be stored in associated sectors in said first memory from said channels, a second memory divided into buffers, each buffer being associated with a particular one of said channels and with said control interval associated with said particular one of said channels, each such buffer having storage capability for m data elements, means operative during each said control interval for transferring the removed m data elements from said first memory or from said channels to said second memory and for storing said transferred data in said buffer associated with said control interval, and means for sequentially transferring data which is stored in each said buffer from said first memory to said associated channel or for sequentially transferring data which is stored in each said buffer from said channels to said associated sectors in said first memory.
Claim 19
Dependent Claim
67 words
The circuit set forth in claim 14 wherein said second memory is arranged with a pair of buffers associated with each said control interval and wherein data which is transferred to said second memory is stored alternately in said paired buffers, and means for transferring data from a first one of said paired buffers while data is being transferred into the other one of said paired buffers.
Claim 20
Dependent Claim
210 words
A circuit for removing data from an input channel for concurrent delivery to a first memory, said first memory being divided into addressable sectors each capable of storing m data elements, said circuit comprising means for defining periodic control intervals, each associated with a respective one of said input channels, means responsive to requests for data for delivery to said first memory from a particular input channel for addressing certain of said sectors in said first memory during the control interval associated with said particular input channel, means operative during each said control interval for removing m data elements to be stored in associated sectors in said first memory from said input channels, a second memory divided into buffers, each buffer being associated with a particular one of said input channels and with said control interval associated with said particular one of said input channels, each such buffer having storage capability for m data elements, means operative during each said control interval for transferring the removed m data elements from said input channels to said second memory and for storing said transferred data in said buffer associated with said control interval, and means for sequentially transferring data stored in each said buffer to said associated sectors in said first memory.
Claim 21
Dependent Claim
210 words
A circuit for removing data from an input channel for concurrent delivery to a first memory, said first memory being divided into addressable sectors each capable of storing m data elements, said circuit comprising means for defining periodic control intervals, each associated with a respective one of said input channels, means responsive to requests for data for delivery to said first memory from a particular input channel for addressing certain of said sectors in said first memory during the control interval associated with said particular input channel, means operative during each said control interval for removing m data elements to be stored in associated sectors in said first memory from said input channels, a second memory divided into buffers, each buffer being associated with a particular one of said input channels and with said control interval associated with said particular one of said input channels, each such buffer having storage capability for m data elements, means operative during each said control interval for transferring the removed m data elements from said input channels to said second memory and for storing said transferred data in said buffer associated with said control interval, and means for sequentially transferring data stored in each said buffer to said associated sectors in said first memory.
Claim 22
Dependent Claim
67 words
The circuit set forth in claim 16 wherein said second memory is arranged with a pair of buffers associated with each said control interval and wherein data which is transferred to said second memory is stored alternately in said paired buffers, and means for transferring data from a first one of said paired buffers while data is being transferred into the other one of said paired buffers.
References Cited (Backward Citations)
US4401957A
Cited
US4580012A
Cited
US4371752A
Cited
US4581486A
Cited
US4438296A
Cited
US4433394A
Cited
US4356351A
Cited
US4446336A
Cited
US4389720A
Cited
US4549047A
Cited
US4490788A
Cited
US4535448A
Cited
US4599708A
Cited
US4623990A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-02-14 | 1992-08-15 | 1993-02-14 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-02-14 | 1996-08-15 | 1997-02-14 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-02-14 | 2000-08-15 | 2001-02-14 | $7700.00 | Window Closed / Lapsed |