US4802164A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Method and apparatus for testing a multi-processor system
Assignee: Hitachi Ltd
•
Filing: 1987-01-06
•
Granted: 1989-01-31
•
Expires: 2007-01-06
Abstract
Abstract A testing method and apparatus for a multi-processor system including a plurality of processors and a plurality of peripheral devices such as input/output (I/O) devices are disclosed. The processors can parallely access specified I/O devices. The apparatus comprises a plurality of I/O control tables each coupled to each of the I/O devices, and storing status information of the (I/O) device, and a scheduler for controlling accessing between the plurality of processors and the plurality of I/O devices. A lock control flag indicating whether each of the I/O devices is locked by one of the processors or not, is set in the respective I/O control table. The scheduler arbitrarily selects a processor which is accessible to an unaccessed I/O device on the basis of the state of the lock control flag of the I/O control table, each time of starting of the I/O device. Then, each time of starting of the I/O device. Then, a test program is executed, for the selected I/O device accessed by the selected processor, repeatedly with respect to different combinations of the I/O devices and the processors.
Inventors
- 👤 Kohei Fukuoka
- 👤 Satoshi Takemura
- 👤 Yatao Takesue
- 👤 Hisashi Tamaru
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 08:27
CPC Classifications
G; G06; G06F; G06F11/00; G06F11/22; G06F11/2205; G06F11/2221; G06F11/26; G06F11/273; G06F11/2736
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
164 words
A method of testing a multi-processor system including a plurality of processors and peripheral devices adapted to be accessed from said plurality of processors, comprising the steps of: providing a scheduler for controlling the order of staring of said peripheral devices; providing peripheral device control tables in one-to-one relation to respective peripheral devices for storing status information thereof, said control table being rewritable and having a lock control flag indicating whether the corresponding peripheral device is occupied by one of said plurality of processors; switching by means of said scheduler at least one in said plurality of processors to access one of said peripheral devices based on the state of said lock control flag of the corresponding control table each time the peripheral device is started during execution of a task or job for a test program; and executing a desired test for the accessed peripheral device, said scheduler updating the state of the lock control flag for every starting of the peripheral device.
Claim 2
Independent Claim
164 words
A method of testing a multi-processor system including a plurality of processors and peripheral devices adapted to be accessed from said plurality of processors, comprising the steps of: providing a scheduler for controlling the order of staring of said peripheral devices; providing peripheral device control tables in one-to-one relation to respective peripheral devices for storing status information thereof, said control table being rewritable and having a lock control flag indicating whether the corresponding peripheral device is occupied by one of said plurality of processors; switching by means of said scheduler at least one in said plurality of processors to access one of said peripheral devices based on the state of said lock control flag of the corresponding control table each time the peripheral device is started during execution of a task or job for a test program; and executing a desired test for the accessed peripheral device, said scheduler updating the state of the lock control flag for every starting of the peripheral device.
Claim 3
Dependent Claim
28 words
A test method according to claim 1, further including a step of releasing said lock control flag in response to termination of an operation of the peripheral device.
Claim 4
Dependent Claim
29 words
A test method according to claim 2, further including a step of inhibiting the same peripheral device from being accessed by a plurality of processors at the same time.
Claim 5
Independent Claim
156 words
An apparatus for testing a multi-processor system including a plurality of processors, and peripheral devices adapted to be switchably coupled to said plurality of processors under control of a program, comprising: memory means for storing a scheduler for controlling the order of staring of said peripheral devices and a plurality of rewritable peripheral device control tables each being provided for a respective device and each having a lock control flag indicating whether the peripheral device is occupied by one of said plurality of processors; switching means responsive to the lock control flag of each control table for switching one of said plurality of processors to an unoccupied peripheral device in accordance with said scheduler each time the peripheral device is started during execution of a task or job for a test program; and execution means for performing a desired test of said peripheral device coupled with said processor in association with operation of said switching means.
Claim 6
Independent Claim
156 words
An apparatus for testing a multi-processor system including a plurality of processors, and peripheral devices adapted to be switchably coupled to said plurality of processors under control of a program, comprising: memory means for storing a scheduler for controlling the order of staring of said peripheral devices and a plurality of rewritable peripheral device control tables each being provided for a respective device and each having a lock control flag indicating whether the peripheral device is occupied by one of said plurality of processors; switching means responsive to the lock control flag of each control table for switching one of said plurality of processors to an unoccupied peripheral device in accordance with said scheduler each time the peripheral device is started during execution of a task or job for a test program; and execution means for performing a desired test of said peripheral device coupled with said processor in association with operation of said switching means.
Claim 7
Dependent Claim
46 words
A testing apparatus according to claim 4, wherein said memory means includes update means for updating said lock control flag for each peripheral device upon every starting of the peripheral device through said scheduler independently of execution of the task or job for the test program.
Claim 8
Dependent Claim
33 words
A testing apparatus according to claim 5, wherein said scheduler has means for performing a priority processing to inhibit each peripheral device from being accessed by a plurality of processors at a time.
References Cited (Backward Citations)
US3806878A
Cited
US4315311A
Cited
US4315313A
Cited
US4627055A
Cited
US4646298A
Cited
US4627054A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-01-31 | 1992-08-01 | 1993-01-31 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-01-31 | 1996-08-01 | 1997-01-31 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-01-31 | 2000-08-01 | 2001-01-31 | $7700.00 | Window Closed / Lapsed |