← Back to Patent Explorer
US4802054A Expired / Lapsed US ⏱️ 0.0 years remaining

Input protection for an integrated circuit

Assignee: Motorola Solutions Inc
•
Filing: 1987-03-13
•
Granted: 1989-01-31
•
Expires: 2007-03-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract An integrated circuit has an input protection circuit coupled between an input pad and an input circuit. The input pad receives a signal provided externally from the integrated circuit. The input circuit is responsive to the signal provided externally from the integrated circuit. The input protection circuit provides protection against electrostatic discharge (ESD). The input protection circuit includes two polysilicon resistors in parallel in which one has a greater width than the other. The greater width resistor will be the first to open under ESD stress leaving the other resistor to still provide a signal path between the input pad and the input circuit.

Inventors

  • 👤 Ruey J. Yu
  • 👤 Fu T. Liou

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-05 09:53
CPC Classifications
H; H10; H10D; H10D89/00; H10D89/60; H10D89/601

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 150 words
An integrated circuit, comprising: an input circuit having at least an input transistor with a gate, source, and drain; an input pad for receiving a signal external to the integrated circuit; a first resistor having a first terminal coupled to the input pad, and a second terminal coupled to the gate of the input transistor, said first resistor being a polysilicon strip having a first length and a first width; a second resistor having a first terminal coupled to the input pad, and a second terminal coupled to the gate of the input transistor, said second resistor being a polysilicon strip having a second length and a second width, said second width being greater than said first width whereby said first resistor has a greater resistance than that of said second resistor; and a diode-connected transistor coupled between the gate of the input transistor and a first power supply terminal.
Claim 2
Dependent Claim 150 words
An integrated circuit, comprising: an input circuit having at least an input transistor with a gate, source, and drain; an input pad for receiving a signal external to the integrated circuit; a first resistor having a first terminal coupled to the input pad, and a second terminal coupled to the gate of the input transistor, said first resistor being a polysilicon strip having a first length and a first width; a second resistor having a first terminal coupled to the input pad, and a second terminal coupled to the gate of the input transistor, said second resistor being a polysilicon strip having a second length and a second width, said second width being greater than said first width whereby said first resistor has a greater resistance than that of said second resistor; and a diode-connected transistor coupled between the gate of the input transistor and a first power supply terminal.
Claim 3
Dependent Claim 17 words
The integrated circuit of claim 1 wherein the second length and the first length are the same.

References Cited (Backward Citations)

US4086642A Cited
US4057844A Cited
US4541002A Cited
US4358337A Cited
US4692834A Cited
US4692834B1 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1992-01-31 1992-08-01 1993-01-31 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1996-01-31 1996-08-01 1997-01-31 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 2000-01-31 2000-08-01 2001-01-31 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag