Patent US4800433A successfully refreshed from Google Patents.
US4800433A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Progressive scanning conversion system for television image display apparatus
Assignee: Toshiba Corp
•
Filing: 1988-01-20
•
Granted: 1989-01-24
•
Expires: 2008-01-20
Abstract
Abstract A progressive scanning conversion circuit for converting video signals corresponding to an original image from a predetermined format video signals having an increased scan line rate, the video signals each having a brightness level corresponding to a portion of the original image. The progressive scanning conversion circuit includes a scan line rate increasing circuit (32) responsive to receipt of a video signal having the interlace format scan line rate for increasing the scan line rate of the video signal to form a progressive format video signal, a luminance signal generating circuit (36) for generating a luminance signal corresponding to the brightness level of the corresponding portion of the original image in response to the progressive format video signal, a brightness compensation circuit (34) for generating a brightness compensation signal in response to the luminance signal, and a drive circuit (30) for amplifying the progressive format video signal and adjusting the brightness level thereof in response to the compensation signal.
Inventors
- 👤 Kazuhiro Kamemoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-09 15:03
CPC Classifications
H; H04; H04N; H04N3/00; H04N3/10; H04N3/16; H04N7/00; H04N7/01; H04N7/0117; H04N7/012; H04N11/00; H04N11/06; H04N11/20; H04N11/22; H04N5/00; H04N5/44; H04N5/57
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
170 words
A progressive scanning conversion circuit for converting video signals corresponding to an original image from a predetermined interlaced format scan line rate to progressive format video signals having an increased scan line rate, the video signals each having a brightness level corresponding to a portion of the original image, comprising: means (32) responsive to receipt of a video signal having the interlaced format scan line rate for increasing the scan line rate of the video signal to form a progressive format video signal; drive means (30) for amplifying the progressive format video signal, characterised in that the progressive scanning conversion circuit further comprises: means (36) for generating a luminance signal corresponding to the brightness level of the corresponding portion of the original image in response to the progressive format video signal; and brightness compensation means (34) for generating a brightness compensation signal in response to the luminance signal; and wherein: the drive means (30) is provided for adjusting the brightness level thereof in response to the brightness compensation means (34).
Claim 2
Dependent Claim
170 words
A progressive scanning conversion circuit for converting video signals corresponding to an original image from a predetermined interlaced format scan line rate to progressive format video signals having an increased scan line rate, the video signals each having a brightness level corresponding to a portion of the original image, comprising: means (32) responsive to receipt of a video signal having the interlaced format scan line rate for increasing the scan line rate of the video signal to form a progressive format video signal; drive means (30) for amplifying the progressive format video signal, characterised in that the progressive scanning conversion circuit further comprises: means (36) for generating a luminance signal corresponding to the brightness level of the corresponding portion of the original image in response to the progressive format video signal; and brightness compensation means (34) for generating a brightness compensation signal in response to the luminance signal; and wherein: the drive means (30) is provided for adjusting the brightness level thereof in response to the brightness compensation means (34).
Claim 3
Dependent Claim
38 words
The progressive scanning conversion circuit of claim 1 wherein the scan line rate increasing means (32) includes a pair of line memories (10a, 10b), and switch means (12, 14, 20) for alternately reading and writing the video signal.
Claim 4
Dependent Claim
26 words
The progressive scanning conversion circuit of claim 2 wherein the switch means includes clock means (16) for controlling the reading and writing of the video signal.
Claim 5
Dependent Claim
26 words
The progressive scanning conversion circuit of claim 1 wherein the luminance signal generating means (36) includes three pairs of inverters, each pair being connected in series.
Claim 6
Dependent Claim
38 words
The progressive scanning conversion circuit of claim 4 wherein the luminance signal generating means (36) also includes a matrix means (42) for combining the red, blue and green components of the video signal to form the luminance signal.
Claim 7
Dependent Claim
35 words
The progressive scanning conversion circuit of claim 6 wherein the drive means (30) includes three drive transistors (46a, 46b, 46c), the brightness compensation signal being supplied to emitter of each drive transistor (46a, 46b, 46c).
Claim 8
Dependent Claim
61 words
The progressive scanning conversion circuit of claim 6 wherein the drive means (30) receives a horizontal scanning synchronizing pulse corresponding to the interlaced scan line rate, and includes a frequency divider (58) for dividing the pulse and transistor means (56) for responsive to the luminance signal for controlling the level of the divided pulse to form a level controlled luminance signal.
Claim 9
Dependent Claim
31 words
The progressive scanning conversion circuit of claim 7 wherein the compensation means (34) also includes zener diode means (66) for slicing the level controlled luminance signal at a prescribed threshold level.
References Cited (Backward Citations)
US32358A
Cited
US3700787A
Cited
US4253121A
Cited
US4209808A
Cited
USRE32358E
Cited
US4587554A
Cited
US4672446A
Cited
US4661850A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-01-24 | 1992-07-25 | 1993-01-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-01-24 | 1996-07-25 | 1997-01-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-01-24 | 2000-07-25 | 2001-01-24 | $7700.00 | Window Closed / Lapsed |