Patent JPS5772538A successfully refreshed from Google Patents.
Patent US4799025A successfully refreshed from Google Patents.
US4799025A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital FM demodulator using digital quadrature filter
Assignee: US Philips Corp
•
Filing: 1987-09-21
•
Granted: 1989-01-17
•
Expires: 2007-09-21
Abstract
Abstract A frequency-modulated digital signal demodulator includes a digital quadrature filter having n elements arranged in cascade, each delaying the input signal by a value T E =1/F E , where F E is the sampling frequency, a number of channels arranged in parallel with the cascade arrangement of delay elements, each channel having a multiplier for multiplying by a given coefficient, a first and a second summing circuit for summing the respective output signals of said multipliers, the output signals of the two summing circuits constituting the quadrature output signals of the filter and being referred to as reference and phase-shifted signals. At the output of the filter a circuit for calculating the instantaneous phase φ n of successive signal samples is provided. In order to provide a demodulator with an improved threshold and with a digital quadrature filter having an identical amplitude-frequency response for the quadrature channels and, with a view to reducing the cost, a smaller number of electronic components than that in prior art arrangements is used. The demodulator according to the invention includes, in parallel with the circuit for calculating the instantaenous phase, a circuit for evaluating the signal-to-noise ratio which is provided with a control circuit for modifying the coefficients of the quadrature filter when said ratio drops below a given threshold.
Inventors
- 👤 Marcel Le Queau
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 11:18
CPC Classifications
H; H03; H03H; H03H17/00; H03H17/02; H03H17/06; H03D; H03D3/00; H03D3/007; H03H17/08; H03D2200/00; H03D2200/0041; H03D2200/006; H03D2200/0062; H03D3/006
Claims Analysis
Total Claims: 6
Claim 1
Independent Claim
218 words
A frequency modulated digital signal demodulator comprising a digital quadrature filter comprising an odd number of n delay elements arranged in cascade, each delaying an input signal sample X by a value T E =1/F E , where F E is the sample frequency of the input signal samples, a plurality of multipliers each multiplying its input signal by a given coefficient C, and means for connecting said multipliers with said delay elements to a first and a second summing circuit, such that the output signal S 31 of the first summing circuit equalizes: ΣC n-1 X i+1 , where i=1,,3,5 . . . n and the output signal S 32 of the second summing circuit equalizes: ΣC i X i+1 , where i=0,2,4, . . . n-1 X n+1 being the sample present at the filter input and X n+1-i being the sample being delayed i.T E , the demodulator comprising at the outputs of the first and second summing circuits a circuit for calculating the instantaneous phase φ n of successive signal samples, and a circuit for evaluating the signal to noise ratio, which is connected to a control circuit supplying a control signal for modifying the coefficients of the quadrature filter such that its passband is narrowed when said ratio drops below a given threshold.
Claim 2
Dependent Claim
218 words
A frequency modulated digital signal demodulator comprising a digital quadrature filter comprising an odd number of n delay elements arranged in cascade, each delaying an input signal sample X by a value T E =1/F E , where F E is the sample frequency of the input signal samples, a plurality of multipliers each multiplying its input signal by a given coefficient C, and means for connecting said multipliers with said delay elements to a first and a second summing circuit, such that the output signal S 31 of the first summing circuit equalizes: ΣC n-1 X i+1 , where i=1,,3,5 . . . n and the output signal S 32 of the second summing circuit equalizes: ΣC i X i+1 , where i=0,2,4, . . . n-1 X n+1 being the sample present at the filter input and X n+1-i being the sample being delayed i.T E , the demodulator comprising at the outputs of the first and second summing circuits a circuit for calculating the instantaneous phase φ n of successive signal samples, and a circuit for evaluating the signal to noise ratio, which is connected to a control circuit supplying a control signal for modifying the coefficients of the quadrature filter such that its passband is narrowed when said ratio drops below a given threshold.
Claim 3
Dependent Claim
154 words
A demodulator as claimed in claim 1, further comprising a third summing circuit and an accumulator which comprises an adder, an output thereof constituting an output of the accumulator and being fed back through a delay element to an input thereof, a further input of said adder receiving a phase increment Δφ, characterized in that the output of the circuit for calculating the instantaneous phase is connected to the positive input of said third summing circuit which receives, at its negative input, the output signal from said accumulator, the output of said third summing circuit being connected to the input of a recursive filter, whose output supplies the demodulated signal, and in that the circuit for evaluating the signal-to-noise ratio comprises means for supplying a control signal for modifying the loop gain of the recursive filter such that the passband of the recursive filter is narrowed when said ratio drops below a given threshold.
Claim 4
Dependent Claim
89 words
A demodulator as claimed in claim 2, characterized in that the recursive filter comprises a fourth summing circuit, a positive input of which receives the output signal from the third summing circuit and whose output signal is applied to a multiplier, a further accumulator, the output signal of said multiplier being applied to said further accumulator whose output signal is returned to a negative input of said fourth summing circuit, the other input of the multiplier being connected to the output of the circuit for evaluating the signal-to-noise ratio.
Claim 5
Dependent Claim
53 words
A demodulator as claimed in claim 2 or 3, characterized in that it comprises a feedback coupling from the output of the circuit for evaluating the signal-to-noise ratio to the quadrature filter for allowing for the modification of the coefficients of the quadrature filter when the said ratio falls below a given threshold.
Claim 6
Dependent Claim
133 words
A demodulator as claimed in claim 2 or 3, characterized in that the circuit for evaluating the signal-to-noise ratio comprises a circuit for calculating the square value of the amplitude of a signal sample, being connected to a filter for suppressing noise, delivering the square value of the noiseless signal sample, and to a subtractor, an output of said filter also being connected to said subtractor for mutually subtracting said square values and for supplying a signal, which is representative of the noise square value, to a lowpass filter filtering the mean power of said noise square value, also comprising a divider at the outputs of both said filters for supplying a signal representing the signal-to-noise ratio, and a circuit connected to the output of said divider for providing the beforementioned control signal.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-01-17 | 1992-07-18 | 1993-01-17 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-01-17 | 1996-07-18 | 1997-01-17 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-01-17 | 2000-07-18 | 2001-01-17 | $7700.00 | Window Closed / Lapsed |