US4796080A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor chip package configuration and method for facilitating its testing and mounting on a substrate
Assignee: National Semiconductor Corp
•
Filing: 1987-11-03
•
Granted: 1989-01-03
•
Expires: 2007-11-03
Abstract
Abstract A semiconductor chip package configuration and a method are disclosed for facilitating testing of the chip package and mounting of the chip package on a substrate by forming one or more lead alignment bars in interconnecting relation with adjacent leads on the chip package, the lead alignment bars being formed from a material providing electrical isolation between leads during testing of the chip package and for providing physical spacing between the leads both during testing and later mounting of the chip package on the substrate so as to prevent adjacent leads from inadvertent contact. Preferably, the lead alignment bars are formed from a high resistivity material selected to provide sufficient conductivity between the interconnected leads for minimizing electrostatic discharge conditions therebetween, the material being sufficiently non-conductive to permit functional and dynamic testing of the leads. After testing of the chip package, it is mounted on the substrate with the interconnecting lead alignment bars then being removed to facilitate subsequent operation of the chip package.
Inventors
- 👤 William S. Phy
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 21:44
CPC Classifications
H; H10; H10P; H10P74/00; H10P74/27; H10P74/273; G; G01; G01R; G01R31/00; G01R31/28; G01R31/2851; G01R31/2886; H05; H05K; H05K3/00; H05K3/30; H05K3/32; H05K3/34; H05K3/341; H05K3/3421
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
129 words
An integrated circuit semiconductor chip package having a plurality of closely spaced, freely extending, external leads internally connected to an integrated circuit for enabling electrical conduction to and from the integrated circuit, said chip package being of the type including a lead frame including electrically conductive bar means externally interconnecting said leads, said chip package further including lead alignment bar means removably externally interconnecting said leads for maintaining alignment thereof upon removal of said conductive bar means, said lead alignment bar means being formed from a semiconductive material selected to provide sufficient conductivity between said leads to substantially reduce electrostatic discharge conditions between leads during testing and handling, said semiconductive material being further selected to be sufficiently non-conductiv to permit conventional functional and dynamic testing of said integrated circuit.
Claim 2
Dependent Claim
129 words
An integrated circuit semiconductor chip package having a plurality of closely spaced, freely extending, external leads internally connected to an integrated circuit for enabling electrical conduction to and from the integrated circuit, said chip package being of the type including a lead frame including electrically conductive bar means externally interconnecting said leads, said chip package further including lead alignment bar means removably externally interconnecting said leads for maintaining alignment thereof upon removal of said conductive bar means, said lead alignment bar means being formed from a semiconductive material selected to provide sufficient conductivity between said leads to substantially reduce electrostatic discharge conditions between leads during testing and handling, said semiconductive material being further selected to be sufficiently non-conductiv to permit conventional functional and dynamic testing of said integrated circuit.
Claim 3
Dependent Claim
76 words
The integrated circuit semiconductor chip package of claim 1 wherein said conductive bar means comprise tie bar means at the outer ends of said leads for maintaining physical spacing between said leads, and further comprise dam bar means interconnecting the inner ends of said leads for facilitating formation of said chip package, said tie bar means and said dam bar means being removable from interconnecting relationship with said leads prior to testing of said chip package.
Claim 4
Dependent Claim
25 words
The semiconductor chip package of claim 2 wherein said lead alignment bar means are located between said dam bar means and said tie bar means.
Claim 5
Dependent Claim
29 words
The semiconductor chip package of claim 1 wherein said semiconductor material is selected from the class consisting of semiconductive plastic exhibiting high resistivity and semiconductive ceramic exhibiting high resistivity.
Claim 6
Dependent Claim
25 words
The semiconductor chip package of claim 1 wherein said semiconductive material exhibits resistivity generally in the range of 10 6 to 10 9 ohm centimeters.
Claim 7
Dependent Claim
43 words
The semiconductor chip package of claim 1 wherein said external leads are divided into a plurality of sets, each set extending from a respective side of said integrated circuit, said alignment bar means being arranged to electrically interconnect each said set of leads.
References Cited (Backward Citations)
US3444440A
Cited
US3444441A
Cited
US3611061A
Cited
US4204317A
Cited
JPS5753968A
Cited
US4463217A
Cited
JPS58161349A
Cited
US4466183A
Cited
JPS58210650A
Cited
DE3410196A1
Cited
FR2568059A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1992-01-03 | 1992-07-04 | 1993-01-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1996-01-03 | 1996-07-04 | 1997-01-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 2000-01-03 | 2000-07-04 | 2001-01-03 | $7700.00 | Window Closed / Lapsed |