US4789996A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Center frequency high resolution digital phase-lock loop circuit
Assignee: Siemens Transmission Systems Inc
•
Filing: 1988-01-28
•
Granted: 1988-12-06
•
Expires: 2008-01-28
Abstract
Abstract A center frequency high resolution digital phase-lock loop circuit (CF HRDPLL) is described with an input clock reference frequency which is equal to the output phase-locked frequency. The output is derived from delaying the input clock a variable number of gate delays ranging from no delay to one period of the input clock. A shift register controls the number of gate delays. A 360 degree phase detector initializes the shift register to provide no delay when the output is delayed by almost one period of the input clock and a phase retard correction occurs. An advance correction from a no delay condition causes a fast shift to occur to locate one period of delay while the output is held at no delay. The output is then switched to slightly less than one period of phase delay to allow further phase advance corrections to occur. Gate delay variations due to process, voltage and temperature are compensated for to provide a relatively constant clock phase correction.
Inventors
- 👤 James S. Butcher
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-27 06:43
CPC Classifications
H; H04; H04L; H04L7/00; H04L7/02; H04L7/033; H04L7/0337
Claims Analysis
Total Claims: 26
Claim 1
Independent Claim
277 words
A center frequency high resolution digital phase-lock loop circuit comprising: digital phase correction means, having coupled thereto an input clock reference signal with a frequency f, and coupled therefrom a clock output phase-locked frequency, where f, is centered at said output phase locked frequency; divided-by-K circuit means for dividing said clock output phase-locked frequency by an integer K, to derive a data receive clock phase-locked to incoming data transitions; phase detector means having said data receive clock and said incoming data coupled thereto for generating phase correction signals whenever said data receive clock does not coincide in time with said incoming data transitions, and for coupling said phase correction signals to said digital phase correction means to selectively introduce a fixed delay in said clock output phase locked frequency, such that said clock output phase locked frequency equals said clock reference signal frequency; said phase detector means including means for generating phase correction signals which are either phase advance or phase retard signals respectively, when said data receive clock is either late or early, respectively, with respect to said incoming data transitions; wherein said digital phase correction means includes means for resetting said phase advance or phase retard signals after the phase of said clock output signal is corrected and a digital delay line means for providing an incremental delay from 0 to 360 degrees of the period of said clock reference signal; and shift register means for selecting a desired incremental delay from said delay line; and clock correction control means for controlling said shift register means in accordance with said phase advance and phase retard signals to select said incremental delay from said delay line.
Claim 2
Dependent Claim
277 words
A center frequency high resolution digital phase-lock loop circuit comprising: digital phase correction means, having coupled thereto an input clock reference signal with a frequency f, and coupled therefrom a clock output phase-locked frequency, where f, is centered at said output phase locked frequency; divided-by-K circuit means for dividing said clock output phase-locked frequency by an integer K, to derive a data receive clock phase-locked to incoming data transitions; phase detector means having said data receive clock and said incoming data coupled thereto for generating phase correction signals whenever said data receive clock does not coincide in time with said incoming data transitions, and for coupling said phase correction signals to said digital phase correction means to selectively introduce a fixed delay in said clock output phase locked frequency, such that said clock output phase locked frequency equals said clock reference signal frequency; said phase detector means including means for generating phase correction signals which are either phase advance or phase retard signals respectively, when said data receive clock is either late or early, respectively, with respect to said incoming data transitions; wherein said digital phase correction means includes means for resetting said phase advance or phase retard signals after the phase of said clock output signal is corrected and a digital delay line means for providing an incremental delay from 0 to 360 degrees of the period of said clock reference signal; and shift register means for selecting a desired incremental delay from said delay line; and clock correction control means for controlling said shift register means in accordance with said phase advance and phase retard signals to select said incremental delay from said delay line.
Claim 3
Dependent Claim
31 words
A center frequency high resolution digital phase-lock loop circuit in accordance with claim 1 wherein said input clock reference frequency f, is equal to the frequency of said incoming data transitions.
Claim 4
Dependent Claim
37 words
A center frequency high resolution digital phase-lock loop circuit in accordance with claim 1 wherein: the smallest increment of said incremental delay is the propagation delay of two serially connected logic gates in said digital delay line.
Claim 5
Dependent Claim
21 words
A center frequency high resolution digital phase-lock loop circuit in accordance with claim 3 wherein said logic gates are NAND gates.
Claim 6
Dependent Claim
44 words
A center frequency high resolution digital phase-lock loop circuit in accordance with claim 3 wherein the number of incremental delays is selectable from 0 to n, where n is greater than the clock reference signal period divided by said smallest increment of incremental delay.
Claim 7
Dependent Claim
66 words
A center frequency high resolution digital phase-lock loop circuit in accordance with claim 1, further comprising: three hundred sixty degree phase detection circuit means for initializing said shift register means when the output of said digital delay line has been phase retarded by 360 degrees, such that said digital delay line functions as an infinite delay line while providing only one clock period of actual delay.
Claim 8
Dependent Claim
87 words
A center frequency high resolution digital phase-lock loop circuit in accordance with claim 6, further comprising: shift overrun advance detector means for detecting phase advance overshoot condition, and for overriding phase correction signals in response to sequencer control signals; and shift overrun advance sequencer means for generating said sequencer control signals to enable a selector means to modify the clock output frequency to compensate for said phase advance overshoot condition, such that an apparent infinite delay line is provided for both phase advance and phase retard corrections.
Claim 9
Dependent Claim
77 words
A center frequency high resolution digital phase-lock loop circuit in accordance with claim 7 wherein said phase correction means includes: means for providing a digital delay line reset; means for providing phase retard correction signals from 0 to 180 degrees; means for providing phase retard correction signals from 180 degrees to 360 degrees; means for providing phase advance correction signals from 0 to 180 degrees; means for providing phase advance correction signals from 180 to 360 degrees.
Claim 10
Dependent Claim
29 words
A center frequency high resolution digital phase-lock loop circuit in accordance with claim 8, including: inhibit circuit means for tracking gate delay variations when no shift clocks are present.
Claim 11
Dependent Claim
33 words
A center frequency high resolution center frequency digital phase-lock loop circuit in accordance with claim 1, further comprising: buffer amplifier means for providing a buffered clock reference to drive said digital delay line.
Claim 12
Dependent Claim
32 words
A center frequency high resolution digital phase-lock loop circuit in accordance with claim 1 wherein: said digital delay line is comprised of a serial chain of non-inverting NAND or equivalent logic gates.
Claim 13
Dependent Claim
26 words
A center frequency high resolution digital phase-lock loop circuit in accordance with claim 11 wherein said NAND or equivalent logic gates are implemented in CMOS technology.
Claim 14
Dependent Claim
27 words
A center frequency high resolution digital phase-lock loop circuit in accordance with claim 11 wherein said NAND or equivalent logic gates are implemented in gallium arsenide technology.
Claim 15
Dependent Claim
49 words
A center frequency high resolution digital phase-lock loop circuit in accordance with claim 11 including means whereby a pair of logical "ones" in said shift register means is shifted left or right to phase retard or phase advance, respectively an output clock from a serial chain of data selectors.
Claim 16
Dependent Claim
23 words
A center frequency high resolution digital phase-lock loop circuit in accordance with claim 1 wherein said incoming data is in the 2B1Q format.
Claim 17
Dependent Claim
23 words
A center frequency high resolution digital phase-lock loop circuit in accordance with claim 1 wherein said incoming data is in Manchester encoded format.
Claim 18
Dependent Claim
37 words
A center frequency high resolution digital phase-lock loop circuit in accordance with claim 1 wherein said phase detector means includes: means for centering the negative edge of a received clock between the data transitions of incoming data.
Claim 19
Dependent Claim
34 words
A center frequency high resolution digital phase-lock loop circuit in accordance with claim 1 wherein said output clock is coupled to a fiber optic clock recovery circuit for use in fiber optic data transmission.
Claim 20
Dependent Claim
35 words
A center frequency high resolution digital phase-lock loop circuit in accordance with claim 1 wherein said digital delay line includes means for providing delay as a programmable percentage of the average net phase retard count.
Claim 21
Dependent Claim
27 words
A center frequency high resolution digital phase-lock loop circuit in accordance with claim 1, wherein said clock correction control circuit means includes means for gate delay compensation.
Claim 22
Dependent Claim
27 words
A center frequency high resolution digital phase-lock loop circuit in accordance with claim 1, wherein said clock correction control circuit means includes means for bandwith mode control.
Claim 23
Dependent Claim
29 words
A center frequency high resolution digital phase-lock loop circuit in accordance with claim 1, wherein said clock correction control circuit means includes means for shift register all zeros recovery.
Claim 24
Dependent Claim
193 words
In an ISDN interface between a telephone central office line terminal and subscriber network terminals, a center frequency high resolution digital phase-lock loop circuit comprising: digital phase correction means, having coupled thereto an input clock reference signal with a frequency f, and coupled therefrom a clock output phase locked frequency, where f, is centered at said output phase locked frequency; divide-by-K circuit means for dividing said clock output phase-locked frequency by an integer K, to derive a data receive clock phase-locked to incoming data transitions, said incoming data being 2B1Q line code for providing zero crossing transition information; phase detector means having said data receive clock and said incoming data coupled thereto for generating phase correction signals whenever said data receive clock does not coincide in time with said incoming data transitions, and for coupling said phase corrections signals to said digital phase correction means to selectively introduce a predetermined delay in said clock output phase locked frequency, such that said clock output phase locked frequency equals said clock reference signal frequency and means for tracking phase shifts in said incoming data due to cable temperature varialtions, while not following high frequency jitter.
Claim 25
Dependent Claim
193 words
In an ISDN interface between a telephone central office line terminal and subscriber network terminals, a center frequency high resolution digital phase-lock loop circuit comprising: digital phase correction means, having coupled thereto an input clock reference signal with a frequency f, and coupled therefrom a clock output phase locked frequency, where f, is centered at said output phase locked frequency; divide-by-K circuit means for dividing said clock output phase-locked frequency by an integer K, to derive a data receive clock phase-locked to incoming data transitions, said incoming data being 2B1Q line code for providing zero crossing transition information; phase detector means having said data receive clock and said incoming data coupled thereto for generating phase correction signals whenever said data receive clock does not coincide in time with said incoming data transitions, and for coupling said phase corrections signals to said digital phase correction means to selectively introduce a predetermined delay in said clock output phase locked frequency, such that said clock output phase locked frequency equals said clock reference signal frequency and means for tracking phase shifts in said incoming data due to cable temperature varialtions, while not following high frequency jitter.
Claim 26
Dependent Claim
31 words
In an ISDN interface in accordance with claim 23, wherein said means for tracking phase shifts includes: an averaging phase advance-phase retard counter for deriving correction requests once every several seconds.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-12-06 | 1992-06-06 | 1992-12-06 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-12-06 | 1996-06-06 | 1996-12-06 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-12-06 | 2000-06-06 | 2000-12-06 | $7700.00 | Window Closed / Lapsed |