← Back to Patent Explorer
US4785352A Expired / Lapsed US ⏱️ 0.0 years remaining

Sampled data amplitude detector as for an AGC multiplier

Assignee: RCA Licensing Corp
•
Filing: 1985-09-30
•
Granted: 1988-11-15
•
Expires: 2005-09-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A sampled data signal amplitude detector for use in PLL's, for example, includes an absolute value detector to generate the magnitudes of the signal samples to be measured. The magnitudes of pairs of successive samples are compared and the larger magnitude sample of each pair is provided to an averager. The averager, averages a predetermined number of the larger magnitude samples and outputs the average as the amplitude of the applied signal.

Inventors

  • 👤 Sherwin D. Burrowes
  • 👤 Alfred Y. Kwan

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-07 17:32
CPC Classifications
H; H03; H03D; H03D1/00; H03D1/22; H03D1/2245; H03D1/2254; H04; H04N; H04N5/00; H04N5/44; H04N5/52

Claims Analysis

Total Claims: 11
Claim 1
Independent Claim 137 words
In apparatus for processing a sampled data signal representing a time varying signal, means for detecting the amplitude of said sampled data signal comprising: a signal input port for applying said sampled data signal; means, coupled to said signal input port, for providing pairs of magnitude samples representing the magnitudes of successive samples of said sampled data signal; means, coupled to said means for providing, for comparing the magnitudes of each pair of magnitude samples and generating a control signal indicating which of said magnitude samples of each of said pairs of magnitude samples is larger; and means responsive to said control signal, and said each pair of magnitude samples for producing the larger magnitude sample of each of said pairs of magnitude samples as an output signal corresponding to the amplitude of said sampled data signal.
Claim 2
Dependent Claim 137 words
In apparatus for processing a sampled data signal representing a time varying signal, means for detecting the amplitude of said sampled data signal comprising: a signal input port for applying said sampled data signal; means, coupled to said signal input port, for providing pairs of magnitude samples representing the magnitudes of successive samples of said sampled data signal; means, coupled to said means for providing, for comparing the magnitudes of each pair of magnitude samples and generating a control signal indicating which of said magnitude samples of each of said pairs of magnitude samples is larger; and means responsive to said control signal, and said each pair of magnitude samples for producing the larger magnitude sample of each of said pairs of magnitude samples as an output signal corresponding to the amplitude of said sampled data signal.
Claim 3
Dependent Claim 41 words
The apparatus set forth in claim 1 further including means, coupled to said means for producing the larger magnitude sample, for developing the average of a predetermined number of said larger magnitude samples, and providing said average as said output signal.
Claim 4
Dependent Claim 115 words
The apparatus set forth in claim 1 wherein said means for providing pairs of magnitude samples comprises: an absolute value detector having an input port coupled to said signal input port for applying said sampled data signal, and having an output port, said absolute value detector providing, at its output port, said magnitude samples representing the magnitudes of samples applied to its input port; first and second data latches having respective data input ports coupled to the output port of said absolute value detector, said first data latch conditioned to successively store alternately occurring ones of said magnitude samples and said second data latch coinditioned to successively store the intervening ones of said magnitude samples.
Claim 5
Dependent Claim 91 words
The apparatus set forth in claim 1 wherein said means for providing pairs of magnitude samples comprises: an absolute value detector coupled to said signal input port for providing at an output terminal thereof said magnitude samples representing the magnitudes of samples applied to said signal input port; a data latch having an input port coupled to the output terminal of said absolute value detector, and having an output port and wherein said pairs of magnitude samples are available at the input port and the output port of said data latch.
Claim 6
Dependent Claim 289 words
In a video signal processing system for processing a sampled data signal representing a time varying composite video signal, including a phase-locked-loop for developing a clocking signal phase locked to at least a portion of said sampled data signal, said phase-locked-loop having an AGC circuit comprising: a signal input port for applying said sampled data signal; means, coupled to said signal input port, for providing pairs of magnitude samples representing the magnitudes of successive samples of said sampled data signal; means, coupled to said means for providing, for comparing the magnitudes of each of said pairs of magnitude samples and generating a control signal indicating which of said magnitude samples of said each pair of magnitude samples is larger; means responsive to said control signal for producing the larger magnitude sample of said each pair of magnitude samples as an output signal corresponding to the amplitude of said sampled data signal; means, coupled to said means responsive to said control signal, and responsive to said output signal, for generating scale factors related to the difference between said output signal and a predetemined value; means, coupled to said signal input port and said means for generating scale factors, for scaling said sampled data signal by said scale factors to provide scaled samples of said sampled data signal; a phase detector, coupled to said means for scaling said sampled data signal, for developing a phase error signal; a controlled oscillator coupled to said phase detector for generating said clocking signal; means, having an input terminal for receiving said time varying compositive video signal and an output coupled to said signal input port, and responsive to said clocking signal, for producing said sampled data signal from said time varying composite video signal.
Claim 7
Dependent Claim 289 words
In a video signal processing system for processing a sampled data signal representing a time varying composite video signal, including a phase-locked-loop for developing a clocking signal phase locked to at least a portion of said sampled data signal, said phase-locked-loop having an AGC circuit comprising: a signal input port for applying said sampled data signal; means, coupled to said signal input port, for providing pairs of magnitude samples representing the magnitudes of successive samples of said sampled data signal; means, coupled to said means for providing, for comparing the magnitudes of each of said pairs of magnitude samples and generating a control signal indicating which of said magnitude samples of said each pair of magnitude samples is larger; means responsive to said control signal for producing the larger magnitude sample of said each pair of magnitude samples as an output signal corresponding to the amplitude of said sampled data signal; means, coupled to said means responsive to said control signal, and responsive to said output signal, for generating scale factors related to the difference between said output signal and a predetemined value; means, coupled to said signal input port and said means for generating scale factors, for scaling said sampled data signal by said scale factors to provide scaled samples of said sampled data signal; a phase detector, coupled to said means for scaling said sampled data signal, for developing a phase error signal; a controlled oscillator coupled to said phase detector for generating said clocking signal; means, having an input terminal for receiving said time varying compositive video signal and an output coupled to said signal input port, and responsive to said clocking signal, for producing said sampled data signal from said time varying composite video signal.
Claim 8
Dependent Claim 68 words
The processing system set forth in claim 5 wherein the means for generating scale factors includes: an accumulator, coupled to said means for producing the larger magnitude samples for summing a predetermined number of said larger magnitude samples and producing an output sum signal; memory means, having an address input port coupled to said accumulator, and programmed for outputting said scale factors functionally related to respective address values.
Claim 9
Dependent Claim 124 words
The processing system set forth in claim 5, wherein the means for providing pairs of magnitude samples comprises: an absolute value detector having an input port coupled to said signal input port for applying said sampled data signal and having an output port, said absolute value detector providing at its output port said magnitude samples representing the magnitudes of samples applied to its input port; first and second data latches having respective data input ports coupled to the output port of said absolute value detector, said first data latch conditioned to successively store alternately occurring magnitude samples, and said second data latch conditioned to successively store the intervening magnitude samples occurring between said alternately occurring magnitude samples, to provide said pairs of magnitude samples.
Claim 10
Dependent Claim 92 words
The processing system set forth in claim 5, wherein the means for providing pairs of magnitude samples comprise: an absolute value detector coupled to said signal input port for providing at an output terminal thereof said magnitude samples representing the magnitudes of samples applied to said signal input port; a data latch having an input port coupled to the output terminal of said absolute value detector, and having an output port, and wherein the pairs of magnitude samples are available at the input port and the output port of said data latch.
Claim 11
Dependent Claim 80 words
The processing system set forth in claim 8 wherein the means for generating scale factors includes: means, coupled to said means responsive to said control signal, and responsive to said output signal, for producing an average value of said output signal; a source of a reference value; means coupled to said source of reference value, and said averaging means, for producing said scale factors representative of the difference between said reference value and said average value of said output signal.

References Cited (Backward Citations)

US4344021A Cited
US4510521A Cited
US4434439A Cited
US4491862A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-11-15 1992-05-16 1992-11-15 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-11-15 1996-05-16 1996-11-15 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-11-15 2000-05-16 2000-11-15 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag