US4785202A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor integrated circuit device having an integrally formed bypass capacitor
Assignee: Toshiba Corp
•
Filing: 1987-04-06
•
Granted: 1988-11-15
•
Expires: 2007-04-06
Abstract
Abstract A semiconductor integrated circuit device according to the present invention comprising an electric circuit formed in a semiconductor substrate, said circuit including first and second nodes between which a potential difference is provided, a wiring of a large ground capacitance connected to the first node, and a bypass capacitor connected to the second node, said wiring and bypass capacitor being of an integral structure prepared by laminating an upper conductor film pattern connected to the second node via an insulating film on a lower conductor film pattern connected to the first node. A MIM-structure in which a wiring and a bypass capacitor are made integral is employed in the semiconductor integrated circuit device of the present invention, making it possible to eliminate the large area required for forming the independent bypass capacitor. Also, the ratio of the ground capacitance of the wiring to the capacitance of the bypass capacitor is constant regardless of the change in the length of the wiring.
Inventors
- 👤 Nobuyuki Toyoda
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 15:29
CPC Classifications
H; H10; H10D; H10D84/00; H10D84/01; H10D84/02; H10D84/05; H10D86/00; H10D86/01
Claims Analysis
Total Claims: 12
Claim 1
Independent Claim
103 words
A semiconductor integrated circuit device, comprising: a logic circuit formed in a semiconductor substrate, said circuit including first and second nodes between which a potential difference is provided; a signal wiring of a large ground capacitance connected to the first node, the wiring supplying the output of a logic gate to the next stage logic gate; and a bypass capacitor connected to the second node; said wiring and bypass capacitor being of an integral structure prepared by laminating an upper conductor film pattern connected to the second node via an insulating film on a lower conductor film pattern connected to the first node.
Claim 2
Dependent Claim
103 words
A semiconductor integrated circuit device, comprising: a logic circuit formed in a semiconductor substrate, said circuit including first and second nodes between which a potential difference is provided; a signal wiring of a large ground capacitance connected to the first node, the wiring supplying the output of a logic gate to the next stage logic gate; and a bypass capacitor connected to the second node; said wiring and bypass capacitor being of an integral structure prepared by laminating an upper conductor film pattern connected to the second node via an insulating film on a lower conductor film pattern connected to the first node.
Claim 3
Dependent Claim
36 words
The semiconductor integrated circuit device according to claim 1, wherein the other end of the lower conductor film pattern connected to the first node is connected to the input terminal of the next stage logic gate.
Claim 4
Dependent Claim
28 words
The semiconductor integrated circuit device according to claim 2, wherein the upper conductor film pattern is formed to cover the entire region of the lower conductor film pattern.
Claim 5
Dependent Claim
42 words
The semiconductor integrated circuit device according to claim 1, wherein the capacitance of the bypass capacitor connected to the second node is at least 5 times as large as that of the ground capacitance of the wiring connected to the first node.
Claim 6
Dependent Claim
104 words
A semiconductor integrated circuit device, comprising: a logic circuit formed in a semi-insulating GaAs substrate, said circuit including first and second nodes between which a potential difference is provided; a signal wiring of a large ground capacitance connected to the first node, the wiring supplying the output of a logic gate to the next stage logic gate; and a bypass capacitor connected to the second node; said wiring and bypass capacitor being of an integral structure prepared by laminating an upper conductor film pattern connected to the second node via an insulating film on a lower conductor film pattern connected to the first node.
Claim 7
Dependent Claim
104 words
A semiconductor integrated circuit device, comprising: a logic circuit formed in a semi-insulating GaAs substrate, said circuit including first and second nodes between which a potential difference is provided; a signal wiring of a large ground capacitance connected to the first node, the wiring supplying the output of a logic gate to the next stage logic gate; and a bypass capacitor connected to the second node; said wiring and bypass capacitor being of an integral structure prepared by laminating an upper conductor film pattern connected to the second node via an insulating film on a lower conductor film pattern connected to the first node.
Claim 8
Dependent Claim
36 words
The semiconductor integrated circuit device according to claim 5, wherein the outer end of the lower conductor film pattern connected to the first node is connected to the input terminal of the next stage logic gate.
Claim 9
Dependent Claim
28 words
The semiconductor integrated cicuit device according to claim 6, wherein the upper conductor film pattern is formed to cover the entire region of the lower conductor film pattern.
Claim 10
Dependent Claim
22 words
The semiconductor integrated circuit device according to claim 7, wherein the transistors constituting the electric circuit formed in the substrate are MES-FETS.
Claim 11
Dependent Claim
30 words
The semiconductor integrated circuit device according to claim 5, wherein the first and second nodes are the cathode or anode of a Schottky diode provided for the level shifting purpose.
Claim 12
Dependent Claim
42 words
The semiconductor integrated circuit device according to claim 5, wherein the capacitance of the bypass capacitor connected to the second node is at least 5 times as large as that of the ground capacitance of the wiring connected to the first node.
References Cited (Backward Citations)
US3784937A
Cited
US4114120A
Cited
US4210885A
Cited
US4558235A
Cited
US4609836A
Cited
US4626889A
Cited
US4654689A
Cited
US4654690A
Cited
US4663543A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-11-15 | 1992-05-16 | 1992-11-15 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-11-15 | 1996-05-16 | 1996-11-15 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-11-15 | 2000-05-16 | 2000-11-15 | $7700.00 | Window Closed / Lapsed |