Patent US4783778A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4783778A Expired / Lapsed US ⏱️ 0.0 years remaining

Synchronous packet manager

Assignee: AG Communication Systems Corp
•
Filing: 1986-09-16
•
Granted: 1988-11-08
•
Expires: 2006-09-16
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The Synchronous Packet Manager is the interface for switching synchronous data between a data terminal equipment and a combination data and telephone switching system in a proprietary packet format. A first microprocessor controlled circuit controls data to be received from the switching system or forwarded to it and communicates with a second microprocessor controlled circuit for controlling data to or from a terminal equipment via a common memory.

Inventors

  • 👤 William W. Finch
  • 👤 Gulay Sencer

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 18:28
CPC Classifications
H; H04; H04L; H04L9/00; H04L9/40; H04L69/00; H04L69/18

Claims Analysis

Total Claims: 2
Claim 1
Independent Claim 157 words
In a telecommunication switching network for interconnecting data units arranged to transmit data in a first format to a switching unit arranged to switch data of a second format, an apparatus for synchronously converting said formats comprising; a multi protocol serial controller (MPSC) module; an interface operated to convert incoming data to TTL levels and connected to said MPSC: said MPSC operated to convert received serial data onto a parallel data bus; a memory means; a first microprocessor connected to said parallel data bus and operated to place said data into said memory means; a minipacket receiver transmitter; a second microprocessor operated in response to the placement of the data into said memory means to forward said data to said minipacket receiver transmitter; said minipacket receiver transmitter operated upon receipt of said data to format said data into minipackets and to convert said formatted data to an alternate mark inversion signal for connection to a switching network.
Claim 2
Dependent Claim 157 words
In a telecommunication switching network for interconnecting data units arranged to transmit data in a first format to a switching unit arranged to switch data of a second format, an apparatus for synchronously converting said formats comprising; a multi protocol serial controller (MPSC) module; an interface operated to convert incoming data to TTL levels and connected to said MPSC: said MPSC operated to convert received serial data onto a parallel data bus; a memory means; a first microprocessor connected to said parallel data bus and operated to place said data into said memory means; a minipacket receiver transmitter; a second microprocessor operated in response to the placement of the data into said memory means to forward said data to said minipacket receiver transmitter; said minipacket receiver transmitter operated upon receipt of said data to format said data into minipackets and to convert said formatted data to an alternate mark inversion signal for connection to a switching network.

References Cited (Backward Citations)

US4578789A Cited
US4637035A Cited
US4584690A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-11-08 1992-05-09 1992-11-08 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-11-08 1996-05-09 1996-11-08 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-11-08 2000-05-09 2000-11-08 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag