Patent US4780812A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4780812A Expired / Lapsed US ⏱️ 0.0 years remaining

Common memory system for a plurality of computers

Assignee: BAE Systems PLC
•
Filing: 1987-10-27
•
Granted: 1988-10-25
•
Expires: 2007-10-27
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A shared memory system for a plurality of computers comprises a memory linked to the computers via a series of ports which are opened in turn by a control means to grant access to the memory--the operation is such that the memory is apparently always available to each computer and no cumbersome handshake or interrupt routines need be involved. Access may be granted to every computer according to a fixed cyclic sequence or, in sequence, only to those computers which request such access. In the latter case particularly, it may be advantageous to assign a graded priority to the computers and to grant the access to the shared memory in priority order.

Inventors

  • 👤 William E. Freestone
  • 👤 David M. Leak

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 09:50
CPC Classifications
G; G06; G06F; G06F15/00; G06F15/16; G06F15/163; G06F15/173; C; C08; C08G; C08G18/00; C08G18/06; C08G18/08; C08G18/10; G06F13/00; G06F13/14; G06F13/16; G06F13/18

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 168 words
A shared memory system for use with a plurality of computers, the system comprising: a memory, having an input/output bus for receiving address information and input data to the memory and for supplying output data from the memory, a plurality of switchable ports connected to said bus adapted to be connected to respective ones of a plurality of computers, each port being switchable between open and closed states in which the port respectively does and does not admit communication between said memory and one of said computers, and control means connected to said ports, for causing at least a selected number thereof to be switched to the open state thereof one after another in sequence, wherein the control means comprises a plurality of inputs adapted to be connected to receive memory access request signals from respective ones of said computers, and wherein said control means operates to switch sequentially to the open state thereof only the ports associated with computers which have supplied a memory access request signal.
Claim 2
Dependent Claim 168 words
A shared memory system for use with a plurality of computers, the system comprising: a memory, having an input/output bus for receiving address information and input data to the memory and for supplying output data from the memory, a plurality of switchable ports connected to said bus adapted to be connected to respective ones of a plurality of computers, each port being switchable between open and closed states in which the port respectively does and does not admit communication between said memory and one of said computers, and control means connected to said ports, for causing at least a selected number thereof to be switched to the open state thereof one after another in sequence, wherein the control means comprises a plurality of inputs adapted to be connected to receive memory access request signals from respective ones of said computers, and wherein said control means operates to switch sequentially to the open state thereof only the ports associated with computers which have supplied a memory access request signal.
Claim 3
Dependent Claim 44 words
A system according to claim 1, wherein said control means comprises a memory containing information indicative of a pre-assigned priority for each said port, wherein said control means operates to switch the ports to the open state thereof in the order of said priority.
Claim 4
Dependent Claim 130 words
A shared memory system for use with a plurality of computers, the system comprising: a memory having an input/output bus for receiving address information and input data to the memory and for supplying output data from the memory, a plurality of switchable ports connected to said bus and suitable for connection to respective ones of a plurality of computers, each said port being switchable between opened and closed states in which the port respectively does and does not allow communication between said memory and said plurality of computers; and control means, connected to said ports, said control means comprising a memory comprising information indicative of a pre-assigned priority for each said port, said control means for switching said ports to the open state thereof in the order of said priority.
Claim 5
Dependent Claim 130 words
A shared memory system for use with a plurality of computers, the system comprising: a memory having an input/output bus for receiving address information and input data to the memory and for supplying output data from the memory, a plurality of switchable ports connected to said bus and suitable for connection to respective ones of a plurality of computers, each said port being switchable between opened and closed states in which the port respectively does and does not allow communication between said memory and said plurality of computers; and control means, connected to said ports, said control means comprising a memory comprising information indicative of a pre-assigned priority for each said port, said control means for switching said ports to the open state thereof in the order of said priority.
Claim 6
Dependent Claim 58 words
A system according to claim 3, wherein said control means further comprises a plurality of inputs for being connected to receive memory access request signals from respective ones of said computers, and said control means is for switching sequentially to the open state thereof only the ports associated with computers which have supplied a memory access request signal.

References Cited (Backward Citations)

GB933474A Cited
GB1354155A Cited
US4035777A Cited
US3959775A Cited
US4449183A Cited
GB2070826A Cited
EP0029121A1 Cited
EP0029131A1 Cited
US4354227A Cited
US4365292A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-10-25 1992-04-25 1992-10-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-10-25 1996-04-25 1996-10-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-10-25 2000-04-25 2000-10-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag