← Back to Patent Explorer
US4780687A Expired / Lapsed US ⏱️ 0.0 years remaining

Differential amplifier circuit for regenerating low-amplitude complementary signals

Assignee: US Philips Corp
•
Filing: 1987-06-03
•
Granted: 1988-10-25
•
Expires: 2007-06-03
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A differential amplifier circuit for regenerating complementary analog signals of low amplitude includes a differential pair of field effect transistors whose common sources are connected to a first supply voltage V SS via a load, a pair of loads which are connected to the drain of each transistor of the differential pair and to a second supply voltage, respectively, and a level regenerating circuit having a pair of diodes for deriving the signals from the drain of each transistor of the differential pair. The signals transported by the diodes are applied to the lower transistor of a pair of push-pull stages whose upper transistor directly receives the signal derived from the drain of the other transistor of the differential pair, while the source of the lower transistors of the push-pull stages is connected to ground and the drain of the upper transistor of these stages is connected to the second supply voltage V DD , the complementary amplified output signals being available at the central points of the push-pull stages.

Inventors

  • 👤 Thierry Ducourant

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-09 06:57
CPC Classifications
H; H03; H03F; H03F3/00; H03F3/45; H03F3/45071; H03F3/45076; H03F3/45376; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/09432; H03K19/09436

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 177 words
A differential amplifier circuit for regenerating complementary analog signals of low amplitude, comprising a first load and a differential pair of field effect transistors whose common sources are connected through said first load to a first supply voltage, second and third loads which are connected to the drain of each transistor of the differential pair and to a second supply voltage, respectively, a level regenerating circuit, comprising a diode for deriving the signals from the drain of one transistor of the differential pair, and a push-pull stage having upper and lower series-connected field effect transistors, signals transported by said diode being applied to the lower transistor of said push-pull stage, whose upper transistor directly receives the signal derived from the drain of the other transistor of the differential pair, the source of the lower transistor of the push-pull stage being connected to ground and the drain of the upper transistor of the push-pull stage being connected to the second supply voltage, the amplified output signal being available at a common central connection point of the push-pull stage.
Claim 2
Dependent Claim 177 words
A differential amplifier circuit for regenerating complementary analog signals of low amplitude, comprising a first load and a differential pair of field effect transistors whose common sources are connected through said first load to a first supply voltage, second and third loads which are connected to the drain of each transistor of the differential pair and to a second supply voltage, respectively, a level regenerating circuit, comprising a diode for deriving the signals from the drain of one transistor of the differential pair, and a push-pull stage having upper and lower series-connected field effect transistors, signals transported by said diode being applied to the lower transistor of said push-pull stage, whose upper transistor directly receives the signal derived from the drain of the other transistor of the differential pair, the source of the lower transistor of the push-pull stage being connected to ground and the drain of the upper transistor of the push-pull stage being connected to the second supply voltage, the amplified output signal being available at a common central connection point of the push-pull stage.
Claim 3
Dependent Claim 42 words
A circuit as claimed in claim 1, characterized in that it is monolithically integrated on a gallium arsenide (GaAS) substrate by means of field effect transistors which are normally pinched off in the absence of the gate source signal and resistive loads.

References Cited (Backward Citations)

US4247791A Cited
EP0154501A2 Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-10-25 1992-04-25 1992-10-25 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-10-25 1996-04-25 1996-10-25 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-10-25 2000-04-25 2000-10-25 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag