US4775841A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Voltage to frequency conversion circuit with a pulse width to period ratio proportional to input voltage
Assignee: Individual
•
Filing: 1986-06-03
•
Granted: 1988-10-04
•
Expires: 2006-06-03
Abstract
Abstract A voltage to frequency converter controls the successive charge-discharge of an integrating circuit charging capacitor between low and high voltage levels to produce through a reference voltage controlled pulse generating circuit, a pulse output in which the ratio of input voltage to reference voltage equals the ratio of output pulse duration coincident with capacitor discharging, to period duration.
Inventors
- 👤 F. N. Trofimenkoff
- 👤 J. W. Haslett
- 👤 A. E. Nordquist
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 13:26
CPC Classifications
H; H03; H03K; H03K7/00; H03K7/08; H03K7/10
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
306 words
A voltage to frequency converter in which the output pulse width to period ratio is essentially independent of all circuit resistor values and the circuit capacitor value and is dependent only on the input voltage and a reference voltage, comprising: (a) an integrator circuit constructed using an operational amplifier with a positive input terminal which is used as the signal input terminal, a negative input terminal and an output terminal, a capacitor with one end connected to the negative input terminal of the operational amplifier and the other end connected to the output terminal of the operational amplifier, and an integrator resistor with one end connected to the negative input terminal of the operational amplifier, and (b) a pulse generating means connected to and controlled by the output terminal of the integrator operational amplifier and having an output terminal connected to the other end of the integrator resistor, and producing an output pulse train with a low output voltage level equal to zero and a high output voltage level equal to the reference voltage for controlling in a fixed charge-discharge period the charging and discharging of the capacitor through the integrator resistor, whereby when the output voltage of the pulse generating means is low, the output terminal of the integrator moves from a low level fixed voltage equal to one third of the reference voltage provided by the pulse generating means to a high level fixed voltage equal to two thirds of the reference voltage also provided by the pulse generating means, and immediately when the higher fixed voltage is reached, discharging the capacitor through the integrator resistor when the output of the pulse generating means is high and equal to the reference voltage so that the output of the integrator returns to the low level fixed voltage equal to one third of the reference voltage.
Claim 2
Dependent Claim
306 words
A voltage to frequency converter in which the output pulse width to period ratio is essentially independent of all circuit resistor values and the circuit capacitor value and is dependent only on the input voltage and a reference voltage, comprising: (a) an integrator circuit constructed using an operational amplifier with a positive input terminal which is used as the signal input terminal, a negative input terminal and an output terminal, a capacitor with one end connected to the negative input terminal of the operational amplifier and the other end connected to the output terminal of the operational amplifier, and an integrator resistor with one end connected to the negative input terminal of the operational amplifier, and (b) a pulse generating means connected to and controlled by the output terminal of the integrator operational amplifier and having an output terminal connected to the other end of the integrator resistor, and producing an output pulse train with a low output voltage level equal to zero and a high output voltage level equal to the reference voltage for controlling in a fixed charge-discharge period the charging and discharging of the capacitor through the integrator resistor, whereby when the output voltage of the pulse generating means is low, the output terminal of the integrator moves from a low level fixed voltage equal to one third of the reference voltage provided by the pulse generating means to a high level fixed voltage equal to two thirds of the reference voltage also provided by the pulse generating means, and immediately when the higher fixed voltage is reached, discharging the capacitor through the integrator resistor when the output of the pulse generating means is high and equal to the reference voltage so that the output of the integrator returns to the low level fixed voltage equal to one third of the reference voltage.
Claim 3
Dependent Claim
248 words
The voltage to frequency converter as set forth in claim 1, wherein the pulse generating means includes: (a) a three equal-resistor chain connected to the reference voltage to provide a high level fixed voltage equal to two thirds of the reference voltage and a low level fixed voltage equal to one third of the reference voltage, (b) a gating circuit consisting of a pair of operational amplifiers having positive input, negative input and output leads in which one amplifier has its positive input lead connected to the output of the integrator circuit and has its negative input lead biased at the high level fixed voltage equal to two thirds of the reference voltage and the other amplifier has its negative input lead connected to the output of the integrator circuit and has its positive input lead biased at the low level fixed voltage equal to one third of the reference voltage, and (c) a latch consisting of a pair of cross-connected NOR gates which are powered by the reference voltage, the output of one of the gating circuit operational amplifiers connected to an input of one of the NOR gates and the output of other gating circuit operational amplifier connected to an input of the other NOR gate, with the output of the pulse generating means taken to be the output of the NOR gate with an input connected to the gating circuit amplifier which has its negative input lead connected to the output of the integrator circuit.
Claim 4
Dependent Claim
29 words
The voltage to frequency converter as set forth in claim 1, wherein the pulse generating means is a complementary metal-oxide-semiconductor (CMOS) 555 timer integrated circuit having an inverted output.
References Cited (Backward Citations)
US3742379A
Cited
US3835402A
Cited
US3970943A
Cited
US4410812A
Cited
US4446439A
Cited
US4623800A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-10-04 | 1992-04-04 | 1992-10-04 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-10-04 | 1996-04-04 | 1996-10-04 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-10-04 | 2000-04-04 | 2000-10-04 | $7700.00 | Window Closed / Lapsed |