Patent US3190031A successfully refreshed from Google Patents.
Patent US4774719A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4774719A Expired / Lapsed US ⏱️ 0.0 years remaining

Charge-coupled device with diode cut-off input

Assignee: US Philips Corp
•
Filing: 1987-03-31
•
Granted: 1988-09-27
•
Expires: 2007-03-31
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract The invention relates to a CCD having a diode cut-off input, a reference voltage being applied to the input diode and the input signal being supplied to an input gate located in front of the first clock electrode. If the electrodes are composed of a transfer part and a storage part with an incorporated potential difference, it is possible that incomplete charge transport may occur from the input to the first clock electrode. In order to avoid this incomplete charge transport and/or to be able to enlarge the dynamic range of the input signal, a larger clock voltage, for example 10 V, is applied to the first clock electrode than to the following clock electrodes, which receive, for example, 5 V. In a preferred embodiment, the 5 V clock voltage can be supplied for this purpose by a boots-trap circuit ot the first clock electrode.

Inventors

  • 👤 Marcellinus J. M. Pelgrom
  • 👤 Hendrik Heijns

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 12:09
CPC Classifications
G; G11; G11C; G11C19/00; G11C19/28; G11C19/282; G11C19/285; G11C27/00; G11C27/04

Claims Analysis

Total Claims: 6
Claim 1
Independent Claim 224 words
A semiconductor device having a semiconductor body and comprising a charge-coupled device provided at a surface of said semiconductor body and comprising an input stage for forming charge packets in response to an input signal, and a row of clock electrodes provided with connection means for applying clock voltages for the sequential storage and transport of these charge packets in an underlying charge transport channel, the input stage comprising, viewed successively in the direction of charge transport, an input diode, a first electrode forming a sample gate and a second electrode forming an input gate, said input diode being provided with a connection for applying a fixed voltage, the input gate being provided with means for applying the input signal, and the sample gate being provided with means for applying a sample clock voltage for opening and closing the connection between the input diode and the region below the input gate, said means for applying the sample clock voltage comprising an amplifier whose output is connected to the first clock electrode following the input gate whose input is connected to the sample clock voltage, whereby upon application of said sample clock voltage a potential well can be induced below the first clock electrode having a sufficient depth to cause the whole charge packet formed below the input gate to flow into this potential well.
Claim 2
Dependent Claim 224 words
A semiconductor device having a semiconductor body and comprising a charge-coupled device provided at a surface of said semiconductor body and comprising an input stage for forming charge packets in response to an input signal, and a row of clock electrodes provided with connection means for applying clock voltages for the sequential storage and transport of these charge packets in an underlying charge transport channel, the input stage comprising, viewed successively in the direction of charge transport, an input diode, a first electrode forming a sample gate and a second electrode forming an input gate, said input diode being provided with a connection for applying a fixed voltage, the input gate being provided with means for applying the input signal, and the sample gate being provided with means for applying a sample clock voltage for opening and closing the connection between the input diode and the region below the input gate, said means for applying the sample clock voltage comprising an amplifier whose output is connected to the first clock electrode following the input gate whose input is connected to the sample clock voltage, whereby upon application of said sample clock voltage a potential well can be induced below the first clock electrode having a sufficient depth to cause the whole charge packet formed below the input gate to flow into this potential well.
Claim 3
Dependent Claim 48 words
A semiconductor device as claimed in claim 1, characterized in that each clock electrode comprises a transfer part and a storage part, and upon application of a clock voltage a potential barrier is induced below the transfer part and a potential well is induced below the storage part.
Claim 4
Dependent Claim 18 words
A semiconductor device as claimed in claim 2, characterized in that the device comprises a two-phase charge-coupled device.
Claim 5
Dependent Claim 25 words
A semiconductor device as claimed in claim 1, 2 or 3, characterized in that the device is a charge-coupled device of the surface channel type.
Claim 6
Dependent Claim 21 words
A semiconductor device as claimed in claim 1, 2 or 3, characterized in that said amplifier comprises a bootstrapped driver circuit.

References Cited (Backward Citations)

US3925805A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-09-27 1992-03-28 1992-09-27 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-09-27 1996-03-28 1996-09-27 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-09-27 2000-03-28 2000-09-27 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag