US4774688A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data processing system for determining min/max in a single operation cycle as a result of a single instruction
Assignee: International Business Machines Corp
•
Filing: 1985-10-15
•
Granted: 1988-09-27
•
Expires: 2005-10-15
Abstract
Abstract A data processing system is provided which includes ALU data busses, temporary operand storage registers, an accumulator, and a set of latches for temporarily storing data to be supplied to the input of the ALU. Output multiplexer is provided which can select the output of one of the latches or that of the ALU which is sent to the accumulator. A detector is also provided for determining whether the smaller or larger one of two data elements is stored in said latches according to the status of the ALU and a new MIN/MAX instruction and the selected data element is returned to a predetermined temporary storage register via the output multiplexer. A controller operates in cooperation with the system instruction decoder to effect this operation with a single machine instruction. In determining the minimum or maximum of N data elements, it is only necessary to execute the MIN or MAX operations N-1 times, whereby the maximum or the minimum can be easily determined, the length of the program shortened, and the execution time reduced.
Inventors
- 👤 Makoto Kobayashi
- 👤 Akihiro Kuroda
- 👤 Takeshi Matsushita
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-31 13:47
CPC Classifications
G; G06; G06F; G06F7/00; G06F7/38; G06F7/48; G06F7/57; G06F7/22; G06F7/544; G06F9/00; G06F9/06; G06F9/30; G06F9/30003; G06F9/30007; G06F9/3001; G06F9/30021
Claims Analysis
Total Claims: 4
Claim 1
Independent Claim
186 words
In a data processing system including; an ALU, a plurality of temporary storage registers, and accumulator register and buss means connected to the inputs and outputs of said temporary registers and said accumulator, gating means for delivering two operands to first and second inputs of said ALU respectively, and an instruction decoder which decodes different instructions and controls the operation of said ALU, the improvement which comprises; an output multiplexer which has as two inputs said outputs from said temporary registers, and said accumulator and, as a third input, an output from said ALU; and means actuated by the instruction decoder's decoding of a MIN/MAX instruction for enabling a MIN/Max detection means for determining which of said two operands satisfies said MIN/MAX (Smaller/Larger) instruction and means for actuating the output multiplexer for gating the smaller/larger operand directly through said output multiplexer to said accumulator in one instruction cycle as the result of a single instruction, said means for gating including latch means in the three inputs to said output multiplexer and in a carry output from the CPU being actuated intermediate of said one instruction cycle.
Claim 2
Dependent Claim
186 words
In a data processing system including; an ALU, a plurality of temporary storage registers, and accumulator register and buss means connected to the inputs and outputs of said temporary registers and said accumulator, gating means for delivering two operands to first and second inputs of said ALU respectively, and an instruction decoder which decodes different instructions and controls the operation of said ALU, the improvement which comprises; an output multiplexer which has as two inputs said outputs from said temporary registers, and said accumulator and, as a third input, an output from said ALU; and means actuated by the instruction decoder's decoding of a MIN/MAX instruction for enabling a MIN/Max detection means for determining which of said two operands satisfies said MIN/MAX (Smaller/Larger) instruction and means for actuating the output multiplexer for gating the smaller/larger operand directly through said output multiplexer to said accumulator in one instruction cycle as the result of a single instruction, said means for gating including latch means in the three inputs to said output multiplexer and in a carry output from the CPU being actuated intermediate of said one instruction cycle.
Claim 3
Dependent Claim
265 words
In a data processing system including; an ALU, a plurality of temporary storage registers, buss means connected to the inputs and outputs of said storage registers and gating means for delivering operands to first and second inputs of said ALU from said registers, respectively, and an instruction decoder which decodes different instruction and controls said ALU to perform corresponding operations, the improvement which comprises; an output multiplexer which has as two inputs said outputs from said temporary registers, and including selection means for connecting one of said inputs to its output, control means actuated by said instruction decoder and a carry output of said ALU for controlling the selection means for said multiplexer to gate one of the operands from one of said temporary storage registers in response to a predetermined instruction and the state of the carry output of said ALU and return same to a predetermined one of said temporary storage registers, said predetermined temporary storage register comprising an accumulator register for said ALU, said control means further operating in response to a MIN/MAX instruction to cause a smaller/larger operand to be gated through the output multiplexer to said accumulator, detection means for determining from the output of said ALU which of the input operands is smaller/larger in response to a MIN/MAX instruction, said output multiplexer having a third input comprising an arithmetic/logical output of said ALU and said control means including means for gating the output of said ALU to said accumulator register when it is determined that the arithmetic/logic instruction other than a MIN/MAX instruction is being executed by the ALU.
Claim 4
Dependent Claim
265 words
In a data processing system including; an ALU, a plurality of temporary storage registers, buss means connected to the inputs and outputs of said storage registers and gating means for delivering operands to first and second inputs of said ALU from said registers, respectively, and an instruction decoder which decodes different instruction and controls said ALU to perform corresponding operations, the improvement which comprises; an output multiplexer which has as two inputs said outputs from said temporary registers, and including selection means for connecting one of said inputs to its output, control means actuated by said instruction decoder and a carry output of said ALU for controlling the selection means for said multiplexer to gate one of the operands from one of said temporary storage registers in response to a predetermined instruction and the state of the carry output of said ALU and return same to a predetermined one of said temporary storage registers, said predetermined temporary storage register comprising an accumulator register for said ALU, said control means further operating in response to a MIN/MAX instruction to cause a smaller/larger operand to be gated through the output multiplexer to said accumulator, detection means for determining from the output of said ALU which of the input operands is smaller/larger in response to a MIN/MAX instruction, said output multiplexer having a third input comprising an arithmetic/logical output of said ALU and said control means including means for gating the output of said ALU to said accumulator register when it is determined that the arithmetic/logic instruction other than a MIN/MAX instruction is being executed by the ALU.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-09-27 | 1992-03-28 | 1992-09-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-09-27 | 1996-03-28 | 1996-09-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-09-27 | 2000-03-28 | 2000-09-27 | $7700.00 | Window Closed / Lapsed |