Patent US5388151A successfully refreshed from Google Patents.
Patent US4774561A successfully refreshed from Google Patents.
US4774561A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor device
Assignee: Mitsubishi Electric Corp
•
Filing: 1986-05-23
•
Granted: 1988-09-27
•
Expires: 2006-05-23
Abstract
Abstract A semiconductor device with a circuit including a fuse wiring which comprises a step portion provided on a first insulating film which is provided on a substrate; a fuse wiring provided on the step portion via a second insulating film so that the central portion of the fuse wiring traverses the step portion; the central portion of the fuse wiring being positioned at a higher position than both the side portions thereof by a distance equal to the thickness of the step portion; and a third insulating film having a flat surface provided on the fuse wiring.
Inventors
- 👤 Hiroshi Takagi
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 15:19
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/02; G11C29/027; H; H10; H10W; H10W20/00; H10W20/40; H10W20/49; H10W20/493; H10B; H10B20/00; H10B20/20
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
131 words
A semiconductor device in a circuit which comprises: step means provided on a a first insulating film, said first insulating film being provided on a substrate; a fuse wiring provided on a second insulating film which is provided on said step means, wherein the central portion of said fuse wiring traverses said step means, said central portion of said fuse wiring being offset from the surrounding portions of said fuse wiring by a distance equal to the thickness of said step means; and a third insulating film having a flat surface provided on said fuse wiring, wherein the thickness of the central portion of said third insulating film which traverses said central portion of said step means is less than the thickness of the surrounding portions of said third insulating film.
Claim 2
Dependent Claim
131 words
A semiconductor device in a circuit which comprises: step means provided on a a first insulating film, said first insulating film being provided on a substrate; a fuse wiring provided on a second insulating film which is provided on said step means, wherein the central portion of said fuse wiring traverses said step means, said central portion of said fuse wiring being offset from the surrounding portions of said fuse wiring by a distance equal to the thickness of said step means; and a third insulating film having a flat surface provided on said fuse wiring, wherein the thickness of the central portion of said third insulating film which traverses said central portion of said step means is less than the thickness of the surrounding portions of said third insulating film.
Claim 3
Dependent Claim
24 words
The semiconductor device of claim 1, wherein only the central portion of the fuse wiring is capable of being melted by laser beam irradiation.
Claim 4
Dependent Claim
50 words
The semiconductor device of claim 1, wherein the third insulating film comprises a phosphorus silicate glass (PSG) film, a boron phosphorus silicate glass (BPSG) film, or a silicon dioxide film, and wherein the fuse wiring comprises a polysilicon, a high melting point metal, or a high melting point metal silicide.
Claim 5
Dependent Claim
50 words
The semiconductor device of claim 2, wherein said third insulating film comprises a phosphorus silicate glass (PSG) film, a boron phosphorus silicate glass (BPSG) film, or a silicon dioxide film, and wherein said fuse wiring comprises a polysilicon, a high melting point metal, or a high melting point metal silicide.
Claim 6
Dependent Claim
36 words
The semiconductor device of claim 2, wherein the step means comprises a polysilicon gate, the second insulating film comprises a thermal oxide film, the first insulating film comprises a field film, and the substrate comprises silicon.
Claim 7
Dependent Claim
36 words
The semiconductor device of claim 3, wherein the step means comprises a polysilicon gate, the second insulating film comprises a thermal oxide film, the first insulating film comprises a field film, and the substrate comprises silicon.
Claim 8
Dependent Claim
27 words
The semiconductor device of claim 2, further comprising circuit wiring which is operatively associated with the fuse wiring via contact holes formed through the third insulating film.
Claim 9
Dependent Claim
27 words
The semiconductor device of claim 3, further comprising circuit wiring which is operatively associated with the fuse wiring via contact holes formed through the third insulating film.
References Cited (Backward Citations)
JPS5228280A
Cited
JPS60132344A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-09-27 | 1992-03-28 | 1992-09-27 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-09-27 | 1996-03-28 | 1996-09-27 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-09-27 | 2000-03-28 | 2000-09-27 | $7700.00 | Window Closed / Lapsed |