Patent US1828105A successfully refreshed from Google Patents.
US4773082A
Expired / Lapsed
US
⏱️ 0.0 years remaining
RF modem with improved binary transversal filter
Assignee: TE Connectivity Corp
•
Filing: 1986-11-17
•
Granted: 1988-09-20
•
Expires: 2006-11-17
Abstract
Abstract A binary transversal filter (200) in which the delay line of flip-flops (A-L, A'-L') is driven by timing signals (CLK, CLK*, CLKD, CLKD*) that are the same clock rate as the clock rate (CLK) of the encoded binary signals (IMPULSE 0, IMPULSE 1) being introduced into the delay line forming the binary transversal filters (200). The timing signal (CLK, CLK*, CLKD, CLKD*) that time or clock the stages of the delay line (A-L, A'-L') are phases of the clock (CLK) that introduces the encoded binary signals (IMPULSE 0, IMPULSE 1) into the delay line (A-L, A'-L'). Two substantially identical binary transversal filters (200a, 200b) are used to convert two encoded binary data streams (IMPULSE 0, IMPULSE 1) into a duobinary signal. The output of the two binary transversal filters (200a, 200b) are summed (Q2) and passed to a programmable amplifier (210), the gain of which is turned on when there is data in the encoded binary signals (IMPULSE 0, IMPULSE 1) to be converted and transmitted and is turned off otherwise. The carrier is prevented from being applied to the transmission medium (218) when the last bit of data in the encoded binary signals (IMPULSE 0, IMPULSE 1) has been converted to duobinary data by a binary transversal filter (200a, 200b) and applied to the medium (218). The encoded binary signal (IMPULSE 0, IMPULSE 1) inputted to the delay line (A-L, A'-L') of each binary transversal filter (200a, 200b) is monitored (25); the data shifted out of the last delay stage (L, L') of each binary transversal filter (200a, 200b) is also monitored (26). When the monitors (25, 26) indicated (27) that both encoded binary signals (IMPULSE 0, IMPULSE 1) are a logic 1 and the binary data shifted out of the last stage of delay (L, L') in both binary transversal filters (200a, 200b ) are also both logic 1, all meaningful data has been converted to duobinary data and transmitted on the medium (218) and therefore the carrier may be turned off.
Inventors
- 👤 Gerald L. Somer
- 👤 Patrick K. Walp
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-02 17:29
CPC Classifications
H; H03; H03H; H03H17/00; H03H17/02; H03H17/06; H04; H04L; H04L25/00; H04L25/38; H04L25/40; H04L25/49; H04L25/497
Claims Analysis
Total Claims: 20
Claim 1
Independent Claim
145 words
A binary transversal filter for receiving input signals synchronously with the pulses of an input signal clock, comprising: clock phase generating means for receiving the pulses of the input signal clock and for generating a plurality of timing signals that are various phases of the input signal clock; a delay line to which the input signals are provided, said delay line including a plurality of stages which are clocked by the timing signals that are said various phases of the input signal clock generated by the clock phase generating means in order to shift the input signals through said delay line, each stage of the delay line providing an output; weighting means for weighting the output of each of the stages of the delay line; and summing means for summing the weighted outputs of the stages of the delay line to synthesize a summed output.
Claim 2
Dependent Claim
145 words
A binary transversal filter for receiving input signals synchronously with the pulses of an input signal clock, comprising: clock phase generating means for receiving the pulses of the input signal clock and for generating a plurality of timing signals that are various phases of the input signal clock; a delay line to which the input signals are provided, said delay line including a plurality of stages which are clocked by the timing signals that are said various phases of the input signal clock generated by the clock phase generating means in order to shift the input signals through said delay line, each stage of the delay line providing an output; weighting means for weighting the output of each of the stages of the delay line; and summing means for summing the weighted outputs of the stages of the delay line to synthesize a summed output.
Claim 3
Dependent Claim
18 words
A binary transversal filter as recited in claim 1 wherein the delay line comprises a plurality of flip-flops.
Claim 4
Dependent Claim
30 words
A binary transversal filter as recited in claim 2 wherein the weighting means is comprised of resistors, said resistors tied between an output of a flip-flop and the summing means.
Claim 5
Dependent Claim
30 words
A binary transversal filter as recited in claim 3 wherein the relative magnitude of the resistors determines the contribution of each stage of the delay line to the summed output.
Claim 6
Dependent Claim
18 words
A binary transversal filter as recited in claim 2 wherein the flip-flops are from the CMOS logic family.
Claim 7
Dependent Claim
15 words
A binary transversal filter as recited in claim 2 wherein the flip-flops are D-type flip-flops.
Claim 8
Dependent Claim
34 words
A binary transversal filter as recited in claim 1 wherein the delay line is clocked by timing signals in which the number of phases of the input signal clock is a power of two.
Claim 9
Dependent Claim
27 words
A binary transversal filter as recited in claim 7 wherein the delay line is clocked by timing signals that are four phases of the input signal clock.
Claim 10
Dependent Claim
27 words
A binary transversal filter as recited in claim 1 wherein the delay line is comprised of an odd number of stages that contribute to the summed output.
Claim 11
Dependent Claim
22 words
A binary transversal filter as recited in claim 9 wherein the number of stages that contribute to the summed output is eleven.
Claim 12
Dependent Claim
17 words
A binary transversal filter as recited in claim 1 wherein the delay line is a shift register.
Claim 13
Dependent Claim
152 words
A radio frequency transmitter having a binary transversal filter for receiving the input signals synchronously with the pulses of an input signal clock, comprising: clock phase generating means for receiving the pulses of the input signal clock and for generating a plurality of timing signals that are various phases of the input signal clock; a delay line to which the input signals are provided, said delay line including a plurality of stages which are clocked by the timing signals that are said various phases of the input signal clock generated by the clock phase generating means in order to shift the input signals through said delay line, each stage of the delay line providing an output; weighting means for weighting the output of each stage of the stages of the delay line; and summing means for summing the weighted outputs of the stages of the delay line to synthesize a summed output.
Claim 14
Dependent Claim
152 words
A radio frequency transmitter having a binary transversal filter for receiving the input signals synchronously with the pulses of an input signal clock, comprising: clock phase generating means for receiving the pulses of the input signal clock and for generating a plurality of timing signals that are various phases of the input signal clock; a delay line to which the input signals are provided, said delay line including a plurality of stages which are clocked by the timing signals that are said various phases of the input signal clock generated by the clock phase generating means in order to shift the input signals through said delay line, each stage of the delay line providing an output; weighting means for weighting the output of each stage of the stages of the delay line; and summing means for summing the weighted outputs of the stages of the delay line to synthesize a summed output.
Claim 15
Dependent Claim
148 words
A radio frequency transmitter having a binary transversal filter for receiving input signals synchronously with the pulses of an input signal clock, comprising: clock phase generating means for generating a plurality of timing signals that are various phases of the input signal clock; a pair of shift registers, each of which is provided with an input signal, said shift registers each including a plurality of stages which are clocked by the timing signals that are said various phases of the input signal clock generated by the clock phase generating means in order to shift the input signals through said shift registers, each stage of the shift registers providing an output; a weighting function for weighting the output of each of the stages of each of the shift registers; and summing means for summing the weighted outputs of the stages of the shift registers to define a summed output.
Claim 16
Dependent Claim
148 words
A radio frequency transmitter having a binary transversal filter for receiving input signals synchronously with the pulses of an input signal clock, comprising: clock phase generating means for generating a plurality of timing signals that are various phases of the input signal clock; a pair of shift registers, each of which is provided with an input signal, said shift registers each including a plurality of stages which are clocked by the timing signals that are said various phases of the input signal clock generated by the clock phase generating means in order to shift the input signals through said shift registers, each stage of the shift registers providing an output; a weighting function for weighting the output of each of the stages of each of the shift registers; and summing means for summing the weighted outputs of the stages of the shift registers to define a summed output.
Claim 17
Dependent Claim
59 words
A radio frequency transmitter as recited in claim 13 further comprising: means for detecting when both input signals being shifted into the first of the plurality of stages of shift registers are logic 1; and means for detecting when the input signals being shifted out of the last of the plurality of stages of shift registers are logic 1.
Claim 18
Dependent Claim
89 words
A radio frequency transmitter as recited in claim 14 further comprising a variable gain amplifier for receiving the summed output of the summing means, the gain of said amplifier being turned off when both input data streams to the first of the plurality of stages of shift registers are logic 1 and both input signals being shifted out of the last of the plurality of stages of shift registers are logic 1 as detected by the respective detecting means, and the gain of said amplifier being turned on otherwise.
Claim 19
Dependent Claim
34 words
A radio frequency transmitter as recited in claim 13 further comprising means for detecting when all meaningful data in the input signals has been shifted into the last stage of the respective shift registers.
Claim 20
Dependent Claim
16 words
A radio frequency transmitter as recited in claim 13 wherein the shift registers comprise delay lines.
References Cited (Backward Citations)
US3348153A
Cited
US3543009A
Cited
US3793589A
Cited
EP0015681A1
Cited
US4323864A
Cited
US4568842A
Cited
US4573166A
Cited
WO1986003356A1
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-09-20 | 1992-03-21 | 1992-09-20 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-09-20 | 1996-03-21 | 1996-09-20 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-09-20 | 2000-03-21 | 2000-09-20 | $7700.00 | Window Closed / Lapsed |