← Back to Patent Explorer
US4766602A Expired / Lapsed US ⏱️ 0.0 years remaining

Synchronizing signal decoding

Assignee: Sony Corp
•
Filing: 1987-02-24
•
Granted: 1988-08-23
•
Expires: 2007-02-24
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A method of decoding digital synchronizing signals each of which consists of a plurality of bits in a predetermined pattern, the intervals between the starts of successive synchronizing signals in an input digital signal being variable over a range, comprises ascertaining the bit period distance between the starts of two successive synchronizing signals, subsequently searching the input digital signal for the pattern using a window comprising the bit period distance, which window is varied in position if the bit period distance changes, and supplying an output synchronizing pulse in synchronism with subsequent synchronizing signals found in the window.

Inventors

  • 👤 James H. Wilkinson
  • 👤 Roger Lagadec

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-29 08:21
CPC Classifications
G; G11; G11B; G11B27/00; G11B27/10; G11B27/19; G11B27/28; G11B27/30; G11B27/3027; G11B20/00; G11B20/10; G11B20/12; G11B20/1262; G11B20/14; G11B20/1403; H; H04; H04L; H04L7/00; H04L7/0016; H04L7/0033; H04L7/0037; H04L7/04; H04L7/08

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 138 words
A method of decoding digital synchronizing signals each of which consists of a plurality of bits in a fixed pattern, wherein the intervals between the starts of successive said synchronizing signals in an input digital signal are variable over a range of P bit periods plus or minus Q bit periods, the method comprising the steps of: ascertaining the bit period distance between the starts of two successive said synchronizing signals, said step of ascertaining including first searching said input digital signal for two successive alternating synchronizing signal patterns; providing a window comprising said bit period distance, which window is varied in position if said bit period distance changes; subsequently searching said input digital signal for said pattern using said window; and supplying an output synchronizing pulse in synchronism with subsequent said synchronizing signals found in said window.
Claim 2
Independent Claim 138 words
A method of decoding digital synchronizing signals each of which consists of a plurality of bits in a fixed pattern, wherein the intervals between the starts of successive said synchronizing signals in an input digital signal are variable over a range of P bit periods plus or minus Q bit periods, the method comprising the steps of: ascertaining the bit period distance between the starts of two successive said synchronizing signals, said step of ascertaining including first searching said input digital signal for two successive alternating synchronizing signal patterns; providing a window comprising said bit period distance, which window is varied in position if said bit period distance changes; subsequently searching said input digital signal for said pattern using said window; and supplying an output synchronizing pulse in synchronism with subsequent said synchronizing signals found in said window.
Claim 3
Dependent Claim 32 words
A method according to claim 1, wherein said window providing step includes providing a first window extending from P-Q bit periods to P+Q bit periods, said first search using said first window.
Claim 4
Dependent Claim 35 words
A method according to claim 2, wherein said window providing step includes providing a second window extending one bit period on each side of said bit period distance, said subsequent search using said second window.
Claim 5
Dependent Claim 30 words
A method according to claim 1, wherein said input digital signal is made up of one of channel status information bits and user bits in a digital audio data signal.
Claim 6
Dependent Claim 142 words
Apparatus for decoding digital synchronizing signals each of which consists of a plurality of bits in a fixed pattern, wherein the intervals between the starts of successive said synchronizing signals in an input digital signal are variable over a range of P bit periods plus or minus Q bit periods, the apparatus comprising: means for ascertaining the bit period distance between the starts of two successive said synchronizing signals, said ascertaining means including means for searching said input digital signal for two successive alternating synchronizing signal patterns prior to ascertaining said bit period distance; a window comprising said bit period distance, which window is varied in position if said bit period distance changes; means for subsequently searching said input digital signal for said pattern using said window; and means for supplying an output synchronizing pulse in synchronism with subsequent said synchronizing signals.
Claim 7
Dependent Claim 142 words
Apparatus for decoding digital synchronizing signals each of which consists of a plurality of bits in a fixed pattern, wherein the intervals between the starts of successive said synchronizing signals in an input digital signal are variable over a range of P bit periods plus or minus Q bit periods, the apparatus comprising: means for ascertaining the bit period distance between the starts of two successive said synchronizing signals, said ascertaining means including means for searching said input digital signal for two successive alternating synchronizing signal patterns prior to ascertaining said bit period distance; a window comprising said bit period distance, which window is varied in position if said bit period distance changes; means for subsequently searching said input digital signal for said pattern using said window; and means for supplying an output synchronizing pulse in synchronism with subsequent said synchronizing signals.
Claim 8
Dependent Claim 32 words
Apparatus according to claim 5, wherein said window is provided so as to extend one bit period on each side of said bit period distance, said subsequent search using said extended window.

References Cited (Backward Citations)

US4035601A Cited
US4280224A Cited
US4425646A Cited
US4620300A Cited
US4453260A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-08-23 1992-02-22 1992-08-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-08-23 1996-02-22 1996-08-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-08-23 2000-02-22 2000-08-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag