← Back to Patent Explorer
US4766485A Expired / Lapsed US ⏱️ 0.0 years remaining

Color-difference line-sequence signal processing apparatus

Assignee: Canon Inc
•
Filing: 1986-08-07
•
Granted: 1988-08-23
•
Expires: 2006-08-07
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Apparatus is disclosed for processing an incoming video signal having line sequential R-Y and B-Y color difference signals at respective different DC offsets. The apparatus includes first and second memory circuits for receiving the incoming signal and for respective storage of the offsets of the R-Y and B-Y color difference signals. A computing circuit is operative selectively to subtract the contents of the first and second memory circuits from the incoming signal line sequence parts to provide offset-free versions thereof.

Inventors

  • 👤 Makoto Takayama

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 09:30
CPC Classifications
H; H04; H04N; H04N9/00; H04N9/64; H04N9/72

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 92 words
An offset removing device comprising: (a) input means for inputting a color difference line-sequence signal with diverse parts, each having a different offset level during each horizontal period thereof; (b) detecting means for detecting the level during the horizontal blanking period of the signal inputted thereto by said input means and generating an output signal indicative of such different offset levels during alternate cycles of said line-sequence signal; and (c) computing means for subtracting the output signal of said detecting means from the color difference line-sequence signal inputted by said input means.
Claim 2
Dependent Claim 92 words
An offset removing device comprising: (a) input means for inputting a color difference line-sequence signal with diverse parts, each having a different offset level during each horizontal period thereof; (b) detecting means for detecting the level during the horizontal blanking period of the signal inputted thereto by said input means and generating an output signal indicative of such different offset levels during alternate cycles of said line-sequence signal; and (c) computing means for subtracting the output signal of said detecting means from the color difference line-sequence signal inputted by said input means.
Claim 3
Dependent Claim 14 words
A device according to claim 1, wherein said detecting means includes a sample-hold circuit.
Claim 4
Dependent Claim 13 words
A device according to claim 1, wherein said detecting means includes a memory.
Claim 5
Dependent Claim 13 words
A device according to claim 3, wherein said memory includes a digital memory.
Claim 6
Dependent Claim 13 words
A device according to claim 1, wherein said computing means includes an adder.
Claim 7
Dependent Claim 13 words
A device according to claim 1, wherein said computing means includes a subtractor.
Claim 8
Dependent Claim 34 words
A device according to claim 1, wherein said detecting means includes memory means for respectively detecting the offset level during each horizontal blanking period of one such part of the color difference line-sequence signal.
Claim 9
Dependent Claim 56 words
Apparatus for processing a color difference line-sequence signal comprising: (a) two memory means for memorizing the respective levels during a horizontal blanking period of said color difference line-sequence signal and generating output signals indicative thereof; and (b) computing means for selectively substracting said output signals of said two memory means from the color difference line-sequence signal.
Claim 10
Dependent Claim 56 words
Apparatus for processing a color difference line-sequence signal comprising: (a) two memory means for memorizing the respective levels during a horizontal blanking period of said color difference line-sequence signal and generating output signals indicative thereof; and (b) computing means for selectively substracting said output signals of said two memory means from the color difference line-sequence signal.
Claim 11
Dependent Claim 13 words
An apparatus according to claim 8, wherein said memory means include sample-hold circuits.
Claim 12
Dependent Claim 13 words
An apparatus according to claim 8, wherein said memory heans include digital memories.
Claim 13
Dependent Claim 30 words
An apparatus according to claim 8, further comprising switching means for applying one of the output signals of said two memory means to said computing means in each horizontal period.

References Cited (Backward Citations)

US4056826A Cited
US4403254A Cited
JPS5675780A Cited
US4369466A Cited
US4651213A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-08-23 1992-02-22 1992-08-23 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-08-23 1996-02-22 1996-08-23 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-08-23 2000-02-22 2000-08-23 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag