Patent US4764866A successfully refreshed from Google Patents.
US4764866A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Data processing system with pre-decoding of op codes
Assignee: Burr Brown Ltd
•
Filing: 1986-08-07
•
Granted: 1988-08-16
•
Expires: 2006-08-07
Abstract
Abstract A data processing system has a host processor (100) and an interface processor (160) both accessing a RAM (136) via respective RAM address generators (128, 132). RAM control logic (122) coupled to the data bus (124) and associated with the interface processor (160) provides pre-decoding of op codes on the data bus and generates control signals. The control signals are used to speed up memory access by the interface processor, to provide memory address generation for the interface processor, or to control memory access by the interface processor.
Inventors
- 👤 Philip A. Downey
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 05:04
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F9/30; G06F9/38; G06F9/3802; G06F13/00; G06F13/10; G06F13/12; G06F13/124; G06F13/126; G06F13/14; G06F13/16; G06F13/1605
Claims Analysis
Total Claims: 8
Claim 1
Independent Claim
364 words
Data processing apparatus including a memory for storing information including instructions, said instructions including an op code which is pre-decoded, said apparatus comprising: a first processor, said first processing including first op code decoding logic means and means for generating at least one memory access signal in response to said op code; a data bus coupling said first processor to said memory; a second processor coupled to said data bus and requiring access to said memory; a second op code decoding logic means coupled to said data bus and responsive to the presence of said op code on said data bus for pre-decoding of said op code and generating at least one control signal, said second op code decoding logic means being provided as an auxiliary op code decoding circuit to said first op code decoding logic means, said second op code decoding logic means decoding said op code and generating said at least one control signal prior to the generation of said at least one memory access signal; a memory arbitration logic responsive to said at least one control signal for coupling said first processor to said memory in response to informational content relating to said first processor in said at least one control signal, said memory arbitration logic also being responsive to said at least one control signal for coupling said second processor to said memory in response to informational content relating to said second processor in said at least one control signal; a first memory address generating means for generating memory addresses for said first processor upon being enabled by said memory arbitration logic depending upon the informational content of said at least one control signal, said first memory address generating means being enabled prior to the generation of said at least one memory access signal; and a second memory address generating means for generating memory addresses for said second processor upon being enabled by said memory arbitration logic depending upon the informational content of said control signal, said second memory address generating means being disabled from generating memory addresses in response to said at least one control signal prior to the generation of said at least one memory access signal.
Claim 2
Dependent Claim
364 words
Data processing apparatus including a memory for storing information including instructions, said instructions including an op code which is pre-decoded, said apparatus comprising: a first processor, said first processing including first op code decoding logic means and means for generating at least one memory access signal in response to said op code; a data bus coupling said first processor to said memory; a second processor coupled to said data bus and requiring access to said memory; a second op code decoding logic means coupled to said data bus and responsive to the presence of said op code on said data bus for pre-decoding of said op code and generating at least one control signal, said second op code decoding logic means being provided as an auxiliary op code decoding circuit to said first op code decoding logic means, said second op code decoding logic means decoding said op code and generating said at least one control signal prior to the generation of said at least one memory access signal; a memory arbitration logic responsive to said at least one control signal for coupling said first processor to said memory in response to informational content relating to said first processor in said at least one control signal, said memory arbitration logic also being responsive to said at least one control signal for coupling said second processor to said memory in response to informational content relating to said second processor in said at least one control signal; a first memory address generating means for generating memory addresses for said first processor upon being enabled by said memory arbitration logic depending upon the informational content of said at least one control signal, said first memory address generating means being enabled prior to the generation of said at least one memory access signal; and a second memory address generating means for generating memory addresses for said second processor upon being enabled by said memory arbitration logic depending upon the informational content of said control signal, said second memory address generating means being disabled from generating memory addresses in response to said at least one control signal prior to the generation of said at least one memory access signal.
Claim 3
Dependent Claim
32 words
Data processing apparatus as recited in claim 1, wherein said first processor fetches an instruction from said memory while said first op code decoding logic means is decoding a previously fetched instruction.
Claim 4
Dependent Claim
45 words
Data processing apparatus as recited in claim 1, wherein: said first memory address generating means initiates said memory access signal in response to said at least one control signal prior to a decoding of said op code by said first op code decoding logic means.
Claim 5
Dependent Claim
30 words
Data processing apparatus as recited in claim 1, wherein: said first processor is prevented from accessing said memory as soon as said op code is present on said data bus.
Claim 6
Dependent Claim
360 words
Data processing apparatus including a memory for storing information including instructions, said instructions including an op code which is pre-decoded, said apparatus comprising: a first processor, said first processor including first op code decoding logic means and means for generating at least one memory access signal in response to said op code; a data bus coupling said first processor to said memory; a second processor coupled to said data bus and requiring access to said memory; a second op code decoding logic means coupled to said data bus and responsive to the presence of said op code on said data bus for pre-decoding of said op code and generating at least one control signal, said second op code decoding logic means being provided as an auxiliary op code decoding circuit to said first op code decoding logic means; a memory arbitration logic responsive to said at least one control signal for coupling said first processor to said memory in response to informational content relating to said first processor in said at least one control signal, said memory arbitration logic also being responsive to said at least one control signal for coupling said second processor to said memory in response to informational content relating to said second processor in said at least one control signal; a first memory address generating means for generating memory addresses for said first processor upon being enabled by said memory arbitration logic depending upon the informational content of said at least one control signal, said first memory address generating means being enabled prior to the generation of said at least one memory access signal, said first memory address generating means also initiating said at least one memory access signal prior to said first op code decoding logic means decoding said op code; and a second memory address generating means for generating memory addresses for said second processor upon being enabled by said memory arbitration logic depending upon the informational content of said control signal, said second memory address generating means being disabled from generating memory addresses in response to said at least one control signal prior to the generation of said least one memory access signal.
Claim 7
Dependent Claim
360 words
Data processing apparatus including a memory for storing information including instructions, said instructions including an op code which is pre-decoded, said apparatus comprising: a first processor, said first processor including first op code decoding logic means and means for generating at least one memory access signal in response to said op code; a data bus coupling said first processor to said memory; a second processor coupled to said data bus and requiring access to said memory; a second op code decoding logic means coupled to said data bus and responsive to the presence of said op code on said data bus for pre-decoding of said op code and generating at least one control signal, said second op code decoding logic means being provided as an auxiliary op code decoding circuit to said first op code decoding logic means; a memory arbitration logic responsive to said at least one control signal for coupling said first processor to said memory in response to informational content relating to said first processor in said at least one control signal, said memory arbitration logic also being responsive to said at least one control signal for coupling said second processor to said memory in response to informational content relating to said second processor in said at least one control signal; a first memory address generating means for generating memory addresses for said first processor upon being enabled by said memory arbitration logic depending upon the informational content of said at least one control signal, said first memory address generating means being enabled prior to the generation of said at least one memory access signal, said first memory address generating means also initiating said at least one memory access signal prior to said first op code decoding logic means decoding said op code; and a second memory address generating means for generating memory addresses for said second processor upon being enabled by said memory arbitration logic depending upon the informational content of said control signal, said second memory address generating means being disabled from generating memory addresses in response to said at least one control signal prior to the generation of said least one memory access signal.
Claim 8
Dependent Claim
51 words
Data processing apparatus as recited in claim 1, wherein: said second op code decoding logic means decodes said op code and generates said at least one control signal such that said first processor is prevented from accessing said memory as soon as said op code is present on said data bus.
References Cited (Backward Citations)
US4042972A
Cited
US3993981A
Cited
US4075691A
Cited
US4096571A
Cited
US4133030A
Cited
US4363094A
Cited
US4541048A
Cited
US4462073A
Cited
US4237534A
Cited
US4290104A
Cited
US4371925A
Cited
US4385382A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-08-16 | 1992-02-15 | 1992-08-16 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-08-16 | 1996-02-15 | 1996-08-16 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-08-16 | 2000-02-15 | 2000-08-16 | $7700.00 | Window Closed / Lapsed |