US4760546A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Tag control circuit for increasing throughput of main storage access
Assignee: Fujitsu Ltd
•
Filing: 1985-06-19
•
Granted: 1988-07-26
•
Expires: 2005-06-19
Abstract
Abstract A tag control circuit is provided in a memory access control apparatus of a digital computer system which also includes a central processor having a buffer storage. The tag control circuit includes a tag information store and update circuit and a necessity operation circuit for determining whether invalidation of the tag information and whether transmission of an invalidation information to the central processor are necessary. The tag control circuit also includes a first storage for storing a plurality of access requests of the invalidation operation determined by the necessity operation circuit, a second storage for storing a plurality of invalidation execute information determined by the necessity operation circuit, and a selection circuit receiving a new access request and an access request stored in the first storage and outputting one access request. The tag control circuit may further include a third circuit storage for storing only store access requests before supplying them to the necessity operation circuit, the third storage having an output connected to the request receiving and outputting circuit. The access selection circuit may output one request at a time the following priority order: a new read access request before an access request stored in the first storage and either before a store access request stored in the third storage.
Inventors
- 👤 Miyuki Ishida
- 👤 Takashi Chiba
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-03 20:08
CPC Classifications
G; G06; G06F; G06F9/00; G06F9/06; G06F12/00; G06F12/02; G06F12/08; G06F12/12; G06F12/121; G06F12/126; G06F12/0802; G06F12/0806; G06F12/0815; G06F12/0817; G06F12/0822; G06F2212/00; G06F2212/10; G06F2212/1032
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
327 words
A tag control circuit for a memory access control apparatus in a digital computer system, connected between a central processor and a main storage unit, the central processor including a buffer storage temporarily storing data for use therein and an internal tag control circuit for managing the status of the buffer storage, the memory access control apparatus processing access requests to the main storage, said tag control circuit comprising: tag information storing and updating means for storing and updating tag information indicating status of the buffer storage; necessity operation determination means for determining whether an invalidation operation for invalidation of the tag information and whether a transmission operation sending invalidation information to the central processor are necessary; first register pipeline means for storing a plurality of access requests originally issued from the central processor, each of the access requests corresponding to a data block in the buffer storage represented by the tag information operated on by said necessity operation determination means; second register pipeline means for storing a plurality of invalidation execute information indicating, as previously determined by said necessity operation determination means, whether the invalidation operation should be applied to the tag information corresponding to the access requests stored in said first register pipeline means and for outputting the invalidation execute information to said tag information storing and updating means; and selection means for selecting a selected access request from among a new read access request from the central processor and the access requests in said first register pipeline means and outputting the selected access request to said necessity operation determination means in accordance with a predetermined priority order in which read access requests have the highest priority, said tag information storing and updating means effecting the invalidation operation and the transmission operation sending the invalidation information to the central processor in dependence upon the invalidation execute information stored in said second register pipeline means and upon the determining performed by said necessity operation determination means.
Claim 2
Dependent Claim
327 words
A tag control circuit for a memory access control apparatus in a digital computer system, connected between a central processor and a main storage unit, the central processor including a buffer storage temporarily storing data for use therein and an internal tag control circuit for managing the status of the buffer storage, the memory access control apparatus processing access requests to the main storage, said tag control circuit comprising: tag information storing and updating means for storing and updating tag information indicating status of the buffer storage; necessity operation determination means for determining whether an invalidation operation for invalidation of the tag information and whether a transmission operation sending invalidation information to the central processor are necessary; first register pipeline means for storing a plurality of access requests originally issued from the central processor, each of the access requests corresponding to a data block in the buffer storage represented by the tag information operated on by said necessity operation determination means; second register pipeline means for storing a plurality of invalidation execute information indicating, as previously determined by said necessity operation determination means, whether the invalidation operation should be applied to the tag information corresponding to the access requests stored in said first register pipeline means and for outputting the invalidation execute information to said tag information storing and updating means; and selection means for selecting a selected access request from among a new read access request from the central processor and the access requests in said first register pipeline means and outputting the selected access request to said necessity operation determination means in accordance with a predetermined priority order in which read access requests have the highest priority, said tag information storing and updating means effecting the invalidation operation and the transmission operation sending the invalidation information to the central processor in dependence upon the invalidation execute information stored in said second register pipeline means and upon the determining performed by said necessity operation determination means.
Claim 3
Dependent Claim
121 words
A tag control circuit according to claim 1, wherein the buffer storage has a number of data blocks, wherein said tag information storing and updating means includes a number of register groups, the number of register groups being equal to the number of data blocks in the buffer storage, wherein said necessity determination means includes a number of circuits for determining whether the invalidation operation is necessary, the number of circuits being equal to the number of said register groups in said tag information storing and updating circuit, and wherein said second register pipeline means includes a number of registers, the number of which is equal to the number of said register groups in said tag information storing and updating circuit.
Claim 4
Dependent Claim
91 words
A tag control circuit according to claim 2, wherein said first register pipeline means includes a number of stages of registers connected in series with each other and in parallel to a selector, and wherein said second register pipeline means includes a number of stages of registers connected in series with each other and in parallel to a selector, the number of stages of registers being the same as the number of stages of said first register pipeline means, said first and second register pipeline means being operated using synchronous timing.
Claim 5
Dependent Claim
57 words
A tag control circuit according to claim 3, wherein the central processor outputs a predetermined number of access requests in a predetermined period, and wherein the number of the steps of registers in said first register pipeline means is defined by the number of read access requests output consecutively in the predetermined period by said central processor.
Claim 6
Dependent Claim
54 words
A tag control circuit according to claim 1, wherein said tag control circuit further comprises third register pipeline means for storing only write access requests for the main storage before supplying the store access requests to said necessity operation determination means, said third register pipeline means having an output connected to said selection means.
Claim 7
Dependent Claim
51 words
A tag control circuit according to claim 5, wherein said selection means determines the selected access request by applying priority as follows: a new read access request before an access request stored in said first register pipeline means, and thereafter a store access request stored in said third register pipeline means.
Claim 8
Dependent Claim
74 words
A tag control circuit according to claim 1, wherein said tag control circuit further comprises redundancy adding means for receiving faulty data block detections from the central processor, for performing error discrimination in dependence upon a total number of faulty data block detections within a predetermined period and for outputting data block invalidation signals to said tag information storing and updating means and said second register pipeline means in response to the error discrimination.
Claim 9
Dependent Claim
51 words
A tag control circuit according to claim 7, wherein said redundancy adding means includes a counter for counting an error number of faulty data blocks in the buffer storage, and wherein said redundancy adding means outputs an invalidation signal when the error number exceeds a predetermined value during the predetermined period.
Claim 10
Dependent Claim
23 words
A tag control circuit according to claim 8, wherein said redundancy adding means discriminates error for individual data blocks of the buffer storage.
References Cited (Backward Citations)
US4370710A
Cited
US4637024A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-07-26 | 1992-01-25 | 1992-07-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-07-26 | 1996-01-25 | 1996-07-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-07-26 | 2000-01-25 | 2000-07-26 | $7700.00 | Window Closed / Lapsed |