Patent US4760376A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4760376A Expired / Lapsed US ⏱️ 0.0 years remaining

Electronic conversion circuit

Assignee: Fujitsu Ltd
•
Filing: 1986-09-02
•
Granted: 1988-07-26
•
Expires: 2006-09-02
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract In an electronic conversion circuit for converting an analog value to digital codes or digital codes to an analog value, the circuit comprises at least two conversion hold blocks. Each of the analog processing units has two functions, that is, one function is to perform sampling of the analog value and to circularly convert the analog value to an output analog value in order to obtain a digital value based on the output analog value, and the other function is to sequentially input digital codes and to convert digital codes in order to obtain the analog value.

Inventors

  • 👤 Osamu Kobayashi
  • 👤 Kunihiko Gotoh

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 12:42
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/14; H03M1/16; H03M1/162; H03M1/34; H03M1/38; H03M1/44; H03M1/442

Claims Analysis

Total Claims: 14
Claim 1
Independent Claim 141 words
An analog processing unit connected to an input terminal for receiving an input voltage, to a reference voltage terminal for receiving a reference voltage and to a ground terminal, said analog processing unit performing a selected voltage conversion of the input voltage and comprising: an operational amplifier having a non-inverting input terminal connected to the ground terminal, an inverting input terminal, and an output terminal; first switching means for connecting and disconnecting the inverting input and output terminals of said operational amplifier; a first capacitor having one end connected to the inverting input terminal of said operational amplifier; second switching means for connecting the other end of said first capacitor to one of the input terminal and the output terminal of said operational amplifier; a second capacitor having one end connected to the inverting input terminal of said operational amplifier; and
Claim 2
Dependent Claim 141 words
An analog processing unit connected to an input terminal for receiving an input voltage, to a reference voltage terminal for receiving a reference voltage and to a ground terminal, said analog processing unit performing a selected voltage conversion of the input voltage and comprising: an operational amplifier having a non-inverting input terminal connected to the ground terminal, an inverting input terminal, and an output terminal; first switching means for connecting and disconnecting the inverting input and output terminals of said operational amplifier; a first capacitor having one end connected to the inverting input terminal of said operational amplifier; second switching means for connecting the other end of said first capacitor to one of the input terminal and the output terminal of said operational amplifier; a second capacitor having one end connected to the inverting input terminal of said operational amplifier; and
Claim 3
Dependent Claim 26 words
third switching means for connecting the other end of said second capacitor to one of the input terminal, the ground terminal and the reference voltage terminal.
Claim 4
Dependent Claim 26 words
third switching means for connecting the other end of said second capacitor to one of the input terminal, the ground terminal and the reference voltage terminal.
Claim 5
Dependent Claim 18 words
An analog processing unit as claimed in claim 1, wherein said first and second capacitors have equivalent capacitances.
Claim 6
Dependent Claim 51 words
An analog processing unit as claimed in claim 1, further comprising: a third capacitor having one end connected to the inverting input terminal of said operational amplifier; and fourth switching means for connecting the other end of said third capacitor to one of the reference voltage terminal and the ground terminal.
Claim 7
Dependent Claim 19 words
An analog processing unit as claimed in claim 3, wherein said first, second and third capacitors have equivalent capacitances.
Claim 8
Dependent Claim 190 words
An electronic conversion circuit for converting an input analog value to digital codes, comprising: at least two analog processing means for sampling an analog value to convert the analog value to an output analog value, each comprising: an operational amplifier having a non-inverting input terminal connected to the ground terminal, an inverting input terminal, and an output terminal; first switching means for connecting and disconnecting the inverting input terminal and the output terminal of said operational amplifier; a first capacitor having one end connected to the inverting input terminal of said operational amplifier; second switching means for connecting the other end of said first capacitor to one of the input terminal and the output terminal of said operational amplifier; a second capacitor having one end connected to the inverting input terminal of said operational amplifier; and third switching means for connecting the other end of said second capacitor to one of the input terminal, the ground terminal and the reference voltage terminal; and control means for controlling said analog processing means and for outputting a digital value based on the output analog value, of one of said analog processing means.
Claim 9
Dependent Claim 190 words
An electronic conversion circuit for converting an input analog value to digital codes, comprising: at least two analog processing means for sampling an analog value to convert the analog value to an output analog value, each comprising: an operational amplifier having a non-inverting input terminal connected to the ground terminal, an inverting input terminal, and an output terminal; first switching means for connecting and disconnecting the inverting input terminal and the output terminal of said operational amplifier; a first capacitor having one end connected to the inverting input terminal of said operational amplifier; second switching means for connecting the other end of said first capacitor to one of the input terminal and the output terminal of said operational amplifier; a second capacitor having one end connected to the inverting input terminal of said operational amplifier; and third switching means for connecting the other end of said second capacitor to one of the input terminal, the ground terminal and the reference voltage terminal; and control means for controlling said analog processing means and for outputting a digital value based on the output analog value, of one of said analog processing means.
Claim 10
Dependent Claim 90 words
An electronic conversion circuit as claimed in claim 5, further comprising control means for controlling said electronic conversion circuit, comprising: at least one comparator for comparing the output analog value from each of said analog processing means with at least one decision level and outputting a digital value as a result of said comparison; at least one shift register for converting a series digital value to a parallel digital value in order to obtain digital codes; and a gate circuit for controlling operations in each of said analog processing units.
Claim 11
Dependent Claim 40 words
An electronic conversion circuit as claimed in claim 6, wherein said control means further comprises as adder circuit, operatively connected to said at least one shift register, for adding the parallel digital value in order to obtain the digital codes.
Claim 12
Dependent Claim 26 words
An electronic conversion circuit as claimed in claim 6, wherein said at least one comparator includes a plurality of comparators, each having a different decision level.
Claim 13
Dependent Claim 173 words
An electronic conversion circuit for converting digital codes to an output analog value comprising: at least two analog processing means for performing sampling of an analog value, receiving digital codes and converting the digital codes in order to obtain an analog value, each comprising: an operational amplifier having a non-inverting input terminal connected to the ground terminal, an inverting input terminal, and an output terminal; first switching means for connecting and disconnecting the inverting input terminal and the output terminal of said operational amplifier; a first capacitor having one end connected to the inverting input terminal of said operational amplifier; second switching means for connecting the other end of said first capacitor to one of the input terminal and the output terminal of said operational amplifier; a second capacitor having one end connected to the inverting input terminal of said operational amplifier; and third switching means for connecting the other end of said second capacitor to one of the output terminal of said operational amplifier, the ground terminal and the reference voltage terminal.
Claim 14
Dependent Claim 173 words
An electronic conversion circuit for converting digital codes to an output analog value comprising: at least two analog processing means for performing sampling of an analog value, receiving digital codes and converting the digital codes in order to obtain an analog value, each comprising: an operational amplifier having a non-inverting input terminal connected to the ground terminal, an inverting input terminal, and an output terminal; first switching means for connecting and disconnecting the inverting input terminal and the output terminal of said operational amplifier; a first capacitor having one end connected to the inverting input terminal of said operational amplifier; second switching means for connecting the other end of said first capacitor to one of the input terminal and the output terminal of said operational amplifier; a second capacitor having one end connected to the inverting input terminal of said operational amplifier; and third switching means for connecting the other end of said second capacitor to one of the output terminal of said operational amplifier, the ground terminal and the reference voltage terminal.

References Cited (Backward Citations)

US3251052A Cited
US3581304A Cited
US4529965A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-07-26 1992-01-25 1992-07-26 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-07-26 1996-01-25 1996-07-26 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-07-26 2000-01-25 2000-07-26 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag