Patent US4758739A successfully refreshed from Google Patents.
US4758739A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Read back latch
Assignee: Texas Instruments Inc
•
Filing: 1986-09-24
•
Granted: 1988-07-19
•
Expires: 2006-09-24
Abstract
Abstract A read-back latch circuit which includes a latch circuit having an input and an output and an enable input and operative to transmit an input data signal to the output in response to a preselected enable signal and to block the transmission of the input data signal otherwise. A read-back switch is coupled between the output and input of said latch circuit and is operative to couple the signal on the output of said latch circuit to the input thereof in response to a read-back control signal.
Inventors
- 👤 Kevin M. Ovens
- 👤 W. T. Greer, Jr.
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 07:11
CPC Classifications
H; H03; H03K; H03K3/00; H03K3/02; H03K3/26; H03K3/28; H03K3/281; H03K3/286; H03K3/288; H03K3/027; H03K3/037; H03K3/0375
Claims Analysis
Total Claims: 9
Claim 1
Independent Claim
162 words
A read-back latch, comprising: a circuit for transmitting a data input signal from a data input to a data output; a latching circuit coupled to said transmitting circuit and having an enable input line operative in response to preselected enable control signal of one logic level to disable said transmitting circuit and latch the signal level on the data output and in response to an enable control signal of another logic level to transmit input data to said data output during a time interval; and a switch coupled between data output and the data input and operative in response to a read-back control signal operable after said transmission time interval to couple the output data back to the data input so that the data input signal and the read-back data output signal are not simultaneously on said data input and said read-back output signal can be monitored to verify its integrity before it is transmitted from said output to a subsequent circuit.
Claim 2
Dependent Claim
162 words
A read-back latch, comprising: a circuit for transmitting a data input signal from a data input to a data output; a latching circuit coupled to said transmitting circuit and having an enable input line operative in response to preselected enable control signal of one logic level to disable said transmitting circuit and latch the signal level on the data output and in response to an enable control signal of another logic level to transmit input data to said data output during a time interval; and a switch coupled between data output and the data input and operative in response to a read-back control signal operable after said transmission time interval to couple the output data back to the data input so that the data input signal and the read-back data output signal are not simultaneously on said data input and said read-back output signal can be monitored to verify its integrity before it is transmitted from said output to a subsequent circuit.
Claim 3
Dependent Claim
15 words
A read-back latch according to claim 1, wherein said switch is a gated logic circuit.
Claim 4
Dependent Claim
23 words
A read-back latch according to claim 1, wherein said transmitting circuit includes a buffer circuit coupled to an input of said latching circuit.
Claim 5
Dependent Claim
61 words
A read-back latch according to claim 1, wherein said transmitting circuit includes a first transmitting transistor whose emitter connects to a base of a grounded emitter transistor and whose collector connects to a base of a pull-up transistor with the emitter of the pull-up transistor coupled through a diode to the collector of the grounded emitter transistor and an output line.
Claim 6
Dependent Claim
59 words
A read-back latch according to claim 4, including a first latch transistor connected in parallel to said common emitter transistor and a second latch transistor having a base coupled to a collector of said first latch transistor, a collector coupled to a base of said first latch transistor and an emitter connected to an enable input through a diode.
Claim 7
Dependent Claim
94 words
A read-back latch according to claim 5, including an enable transistor coupled to a base of said first latch transistor said first latch transistor being operative to turn off when said enable transistor turns on, and charge transfer means coupled between the enable input line and said enable transistor for transmitting high frequency components of an enable signal to the base of said enable transistor, and a disable diode connected between a base of said fist transmitting transistor and said enable line to disable said first transmitting transistor when said enable signal is low.
Claim 8
Dependent Claim
87 words
A read-back latch according to claim 6, including a capacitor coupled from an emitter of said second latch transistor to ground and a resistor connected between a base of said second latch transistor and a collector of said first latch transistor such that the resistor capacitor time constant keeps said second latch transistor from turning on before said first latch transistor turns on when the data input signal to the base of said common emitter transmitter is high and said enable signal goes from high to low.
Claim 9
Dependent Claim
27 words
A read-back latch according to claim 6, wherein said charge transfer means is a diode connected from said enable line to a base of said enable transistor.
References Cited (Backward Citations)
US3986057A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-07-19 | 1992-01-18 | 1992-07-19 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-07-19 | 1996-01-18 | 1996-07-19 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-07-19 | 2000-01-18 | 2000-07-19 | $7700.00 | Window Closed / Lapsed |