← Back to Patent Explorer
US4754432A Expired / Lapsed US ⏱️ 0.0 years remaining

Nonvolatile multiconfigurable circuit

Assignee: MagnaChip Semiconductor Ltd
•
Filing: 1986-07-25
•
Granted: 1988-06-28
•
Expires: 2006-07-25
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A multiconfigurable integrated circuit having volatile and nonvolatile segments configured and interconnected so that data can be nonvolatilely entered and transferred at high frequency in the volatile segment, so that formerly entered data can be nonvolatilely stored while new data is entered and volatiley utilized, and so that previously stored nonvolatile data can be recalled and volatilely utilized. In one form, the circuit is comprised of a shift register stage selectively connectable to a nonvolatile memory cell structure. Interconnection of multiple circuits and the addition of analog switches creates electronic equivalents of DIP switches and various other multiple pole selectively controlled switching configurations.

Inventors

  • 👤 James A. Topich, deceased

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-27 23:52
CPC Classifications
G; G11; G11C; G11C14/00

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 92 words
A volatile/nonvolatile multiconfigurable integrated circuit comprising: a volatile shift register for storing binary state data and having data input, data output and clocking lines; means for nonvolatilely storing data representing a binary state from the volatile shift register, electronically connected to the volatile shift register and responsive to a selective program command; and means for setting the volatile shift register to a binary state from the means for nonvolatilely storing in response to a selective recall command, electronically connected both to the volatile shift register and to the means for nonvolatilely storing.
Claim 2
Dependent Claim 92 words
A volatile/nonvolatile multiconfigurable integrated circuit comprising: a volatile shift register for storing binary state data and having data input, data output and clocking lines; means for nonvolatilely storing data representing a binary state from the volatile shift register, electronically connected to the volatile shift register and responsive to a selective program command; and means for setting the volatile shift register to a binary state from the means for nonvolatilely storing in response to a selective recall command, electronically connected both to the volatile shift register and to the means for nonvolatilely storing.
Claim 3
Dependent Claim 25 words
The apparatus recited in claim 1, wherein the means for nonvolatilely storing is a field effect transistor device configured with a single polysilicon electrode layer.
Claim 4
Dependent Claim 27 words
The apparatus recited in claim 1, further including a means for generating as a part of the selective program command a time and voltage controlled programming signal.
Claim 5
Dependent Claim 15 words
The apparatus recited in claim 3, wherein the volatile shift register includes a set line.
Claim 6
Dependent Claim 34 words
The apparatus recited in claim 4, further including a means for generating as a part of the selective recall command a time preceding preconditioning signal on the set line of the volatile shift register.
Claim 7
Dependent Claim 36 words
The apparatus recited in claim 1, further including a switch means for selectively electrically connecting first and second lines thereof in response to the binary state at the data output line of the volatile shift register.
Claim 8
Dependent Claim 49 words
A serial connection of multiple volatile/nonvolatile multiconfigurable integrated circuits as defined in claim 1, having the date output connection of a preceding circuit connected to the data input connection of the next succeeding circuit and the clock connections of the circuits connected and responsive to a common clock signal.
Claim 9
Dependent Claim 20 words
The apparatus recited in claim 7, wherein the multiple circuits are connected to be responsive to a common program command.
Claim 10
Dependent Claim 20 words
The apparatus recited in claim 7, wherein the multiple circuits are connected to be responsive to a common recall command.
Claim 11
Dependent Claim 55 words
A serial connection of multiple volatile/nonvolatile multiconfigurable integrated circuits as defined in claim 1, having at least two circuits with the data output lines of the circuits feeding back to the corresponding circuit data input lines, and having the block lines of the circuits connected through logic gates and responsive to a common clock signal.
Claim 12
Dependent Claim 20 words
The apparatus recited in claim 10, wherein the multiple circuits are connected to be responsive to a common program command.
Claim 13
Dependent Claim 20 words
The apparatus recited in claim 10, wherein the multiple circuits are connected to be responsive to a command recall command.

References Cited (Backward Citations)

US3831155A Cited
US4512029A Cited
US4683554A Cited
US4686652A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-06-28 1991-12-28 1992-06-28 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-06-28 1995-12-28 1996-06-28 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-06-28 1999-12-28 2000-06-28 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag