Patent US4751673A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4751673A Expired / Lapsed US ⏱️ 0.0 years remaining

System for direct comparison and selective transmission of a plurality of discrete incoming data

Assignee: Elsag International BV
•
Filing: 1987-10-28
•
Granted: 1988-06-14
•
Expires: 2007-10-28
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A system for processing and selectively transmitting process signals to a computer and/or a display device is disclosed. The system utilizes a binary full adder (38) to add the incoming signal, in inverted form, to the previously transmitted signal to obtain the difference therebetween. A binary comparator (52) compares the difference with a predetermined value, established by thumbwheel switches (46), and if the difference exceeds the predetermined level, causes the actuation of a flip-flop (54) and a bistable latch (32) permitting the incoming signal to be transmitted to a computer and/or a display device.

Inventors

  • 👤 Suresh C. Agarwal
  • 👤 Dan E. Forney
  • 👤 Edward D. Janecek
  • 👤 Marion A. Keyes
  • 👤 James D. Schoeffler
  • 👤 Michael S. Willey

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 23:25
CPC Classifications
G; G05; G05B; G05B1/00; G05B1/01; G05B1/03; G05B2219/00; G05B2219/20; G05B2219/21; G05B2219/21105

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 314 words
A system for direct comparison and selective transmission of a plurality of discrete incoming data, comprising: means for providing said plurality of discrete incoming data signals; means for determining any difference in value between any one of the plurality of discrete incoming data signals and a previously stored signal, said determining means including a plurality of inverters connected to said data signals providing means for inverting each of said plurality of discrete incoming data signal and a plurality of binary full adders connected to receive said inverted data signal for adding each previously stored signal to each inverted discrete incoming data signal; a plurality of resistors, having a positive voltage applied at one end of each of said plurality of resistors and having another end thereof connected to one of the inputs of a plurality of binary comparators, another set of inputs including carry inputs of said plurality of binary comparators being coupled to outputs of said plurality of binary full adders, and a plurality of thumbwheel switches, each of said thumbwheel switches having one terminal connected to ground potential and the other terminal connected to the same one of said inputs of the plurality of binary comparators connected to said plurality of resistors, for establishing a predetermined reference difference level and for comparing the difference in value from said difference determining means with the predetermined reference difference level, said binary comparators for providing an output signal indicative of said difference; and a plurality of bistable latches, responsive to said output signal, for causing transmission of those discrete incoming data signals, whose value differs from the previously stored signals by more than the predetermined reference difference level, to a memory of the system, and for then replacing only those previously stored signals which differed from the discrete incoming data signals by more than the predetermined reference difference level, with the discrete incoming data signals.
Claim 2
Independent Claim 314 words
A system for direct comparison and selective transmission of a plurality of discrete incoming data, comprising: means for providing said plurality of discrete incoming data signals; means for determining any difference in value between any one of the plurality of discrete incoming data signals and a previously stored signal, said determining means including a plurality of inverters connected to said data signals providing means for inverting each of said plurality of discrete incoming data signal and a plurality of binary full adders connected to receive said inverted data signal for adding each previously stored signal to each inverted discrete incoming data signal; a plurality of resistors, having a positive voltage applied at one end of each of said plurality of resistors and having another end thereof connected to one of the inputs of a plurality of binary comparators, another set of inputs including carry inputs of said plurality of binary comparators being coupled to outputs of said plurality of binary full adders, and a plurality of thumbwheel switches, each of said thumbwheel switches having one terminal connected to ground potential and the other terminal connected to the same one of said inputs of the plurality of binary comparators connected to said plurality of resistors, for establishing a predetermined reference difference level and for comparing the difference in value from said difference determining means with the predetermined reference difference level, said binary comparators for providing an output signal indicative of said difference; and a plurality of bistable latches, responsive to said output signal, for causing transmission of those discrete incoming data signals, whose value differs from the previously stored signals by more than the predetermined reference difference level, to a memory of the system, and for then replacing only those previously stored signals which differed from the discrete incoming data signals by more than the predetermined reference difference level, with the discrete incoming data signals.
Claim 3
Dependent Claim 16 words
The system as defined in claim 1 wherein said predetermined reference difference level can be varied.

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-06-14 1991-12-14 1992-06-14 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-06-14 1995-12-14 1996-06-14 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-06-14 1999-12-14 2000-06-14 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag