Patent US4749929A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4749929A Expired / Lapsed US ⏱️ 0.0 years remaining

Interlocked state machines

Assignee: NXP USA Inc
•
Filing: 1986-12-22
•
Granted: 1988-06-07
•
Expires: 2006-12-22
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract Two state machines, each active during a respective one of two complementary non-overlapping clock phases, are interlocked so that the present state of one machine determines the next state of the other machine, and vice versa.

Inventors

  • 👤 William D. Atwell, Jr.
  • 👤 Michael L. Longwell

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-02 19:08
CPC Classifications
G; G05; G05B; G05B19/00; G05B19/02; G05B19/04; G05B19/045

Claims Analysis

Total Claims: 8
Claim 1
Independent Claim 274 words
The combination of a first state machine, responsive to a first one of two complementary non-overlapping clock phases, comprising: a next state encoder having a plurality of inputs and a set of outputs; a set of present state latches having a set of inputs, each coupled to a respective one of the set of outputs of the next state encoder of said first state machine, and a set of outputs; and a present state decoder having a set of inputs, each coupled to a respective one of the set of outputs of the present state latches of said first state machine, and a set of outputs; and a second state machine, responsive to a second one of said two complementary non-overlapping clock phases, comprising: a next state encoder having a plurality of inputs and a set of outputs; a set of present state latches having a set of inputs, each coupled to a respective one of the set of outputs of the next state encoder of said second state machine, and a set of outputs; and a present state decoder having a set of inputs, each coupled to a respective one of the set of outputs of the present state latches of said second state machine, and a set of outputs; characterized in that the set of outputs of the present state decoder of the first state machine are coupled to respective inputs of the next state encoder of the second state machine, and that the set of outputs of the present state decoder of the second state machine are coupled to respective inputs of the next state encoder of the first state machine.
Claim 2
Dependent Claim 274 words
The combination of a first state machine, responsive to a first one of two complementary non-overlapping clock phases, comprising: a next state encoder having a plurality of inputs and a set of outputs; a set of present state latches having a set of inputs, each coupled to a respective one of the set of outputs of the next state encoder of said first state machine, and a set of outputs; and a present state decoder having a set of inputs, each coupled to a respective one of the set of outputs of the present state latches of said first state machine, and a set of outputs; and a second state machine, responsive to a second one of said two complementary non-overlapping clock phases, comprising: a next state encoder having a plurality of inputs and a set of outputs; a set of present state latches having a set of inputs, each coupled to a respective one of the set of outputs of the next state encoder of said second state machine, and a set of outputs; and a present state decoder having a set of inputs, each coupled to a respective one of the set of outputs of the present state latches of said second state machine, and a set of outputs; characterized in that the set of outputs of the present state decoder of the first state machine are coupled to respective inputs of the next state encoder of the second state machine, and that the set of outputs of the present state decoder of the second state machine are coupled to respective inputs of the next state encoder of the first state machine.
Claim 3
Dependent Claim 29 words
The combination of claim 1 wherein a set of initial state inputs are selectively coupled to respective inputs of the next state encoder of one of the state machines.
Claim 4
Dependent Claim 37 words
The combination of claim 1 wherein the next state encoder of one of the state machines includes an input coupled to a signal other than an output of the present state decoder of the other state machine.
Claim 5
Independent Claim 275 words
A method for interlocking a first state machine, responsive to a first one of two complementary non-overlapping clock phases, comprising: a next state encoder having a plurality of inputs and a set of outputs; a set of present state latches having a set of inputs, each coupled to a respective one of the set of outputs of the next state encoder of said first state machine, and a set of outputs; and a present state decoder having a set of inputs, each coupled to a respective one of the set of outputs of the present state latches of said first state machine, and a set of outputs; and a second state machine, responsive to a second one of said two complementary non-overlapping clock phases, comprising: a next state encoder having a plurality of inputs and a set of outputs; a set of present state latches having a set of inputs, each coupled to a respective one of the set of outputs of the next state encoder of said second state machine, and a set of outputs; and a present state decoder having a set of inputs, each coupled to a respective one of the set of outputs of the present state latches of said second state machine, and a set of outputs; the method comprising the steps of: coupling the set of outputs of the present state decoder of the first state machine to respective inputs of the next state encoder of the second state machine; and coupling the set of outputs of the present state decoder of the second state machine to respective inputs of the next state encoder of the first state machine.
Claim 6
Independent Claim 275 words
A method for interlocking a first state machine, responsive to a first one of two complementary non-overlapping clock phases, comprising: a next state encoder having a plurality of inputs and a set of outputs; a set of present state latches having a set of inputs, each coupled to a respective one of the set of outputs of the next state encoder of said first state machine, and a set of outputs; and a present state decoder having a set of inputs, each coupled to a respective one of the set of outputs of the present state latches of said first state machine, and a set of outputs; and a second state machine, responsive to a second one of said two complementary non-overlapping clock phases, comprising: a next state encoder having a plurality of inputs and a set of outputs; a set of present state latches having a set of inputs, each coupled to a respective one of the set of outputs of the next state encoder of said second state machine, and a set of outputs; and a present state decoder having a set of inputs, each coupled to a respective one of the set of outputs of the present state latches of said second state machine, and a set of outputs; the method comprising the steps of: coupling the set of outputs of the present state decoder of the first state machine to respective inputs of the next state encoder of the second state machine; and coupling the set of outputs of the present state decoder of the second state machine to respective inputs of the next state encoder of the first state machine.
Claim 7
Dependent Claim 32 words
The method of claim 4 further including the step of selectively coupling a set of initial state inputs to respective inputs of the next state encoder of one of the state machines.
Claim 8
Dependent Claim 41 words
The method of claim 4 further including the step of coupling a signal other than an output of the present state decoder of one of the state machines to an input of the next state encoder of the other state machine.

References Cited (Backward Citations)

US4084118A Cited
US4126819A Cited
US4617498A Cited
US4616277A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-06-07 1991-12-07 1992-06-07 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-06-07 1995-12-07 1996-06-07 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-06-07 1999-12-07 2000-06-07 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag