US4746901A
Expired / Lapsed
US
⏱️ 0.0 years remaining
High precision analog to digital converter
Assignee: ITT Inc
•
Filing: 1985-08-15
•
Granted: 1988-05-24
•
Expires: 2005-08-15
Abstract
Abstract There is disclosed an analog to digital converter for quantizing an analog signal. The analog to digital converter includes an input for receiving the analog signal and quantizing means coupled to the input for quantizing a first portion of the analog signal to one level of a first predetermined number of discrete levels. Second means coupled to the input causes the quantizing means to quantize the remaining portion of the analog signal to one sublevel of a second predetermined number of discrete sublevels.
Inventors
- 👤 Richard D. Smith
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-08 16:24
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/10; H03M1/1009; H03M1/1033; H03M1/1038; H03M1/1047
Claims Analysis
Total Claims: 24
Claim 1
Independent Claim
124 words
An analog to digital converter for quantizing an analog signal comprising: input means for receiving said analog signal; quantizing means coupled to said input means for quantizing said analog signal to one level of a first predetermined number of discrete levels representing a first portion of said analog signal; and second means coupled to said input means and to said quantizing means for incrementally decreasing said analog signal applied to said quantizing means and including means responsive to said quantizing means for providing a quantization of the remaining portion of said analog signal to one sublevel of a second predetermined number of discrete sublevels when said analog signal is decreased to a level which is one quantized discrete level less than said one level.
Claim 2
Dependent Claim
124 words
An analog to digital converter for quantizing an analog signal comprising: input means for receiving said analog signal; quantizing means coupled to said input means for quantizing said analog signal to one level of a first predetermined number of discrete levels representing a first portion of said analog signal; and second means coupled to said input means and to said quantizing means for incrementally decreasing said analog signal applied to said quantizing means and including means responsive to said quantizing means for providing a quantization of the remaining portion of said analog signal to one sublevel of a second predetermined number of discrete sublevels when said analog signal is decreased to a level which is one quantized discrete level less than said one level.
Claim 3
Dependent Claim
43 words
An analog to digital converter as defined in claim 1 further including first storing means for storing said one level in the form of most significant bits and second storing means for storing said one sublevel in the form of least significant bits.
Claim 4
Dependent Claim
20 words
An analog to digital converter as defined in claim 1 wherein said quantizing means comprises an analog to digital converter.
Claim 5
Dependent Claim
20 words
An analog to digital converter as defined in claim 1 wherein said second means comprises a digital to analog converter.
Claim 6
Dependent Claim
35 words
An analog to digital converter as defined in claim 1 wherein said second means includes a clock arranged to actuate said second means after said quantizing means quantizes said first portion of said analog signal.
Claim 7
Dependent Claim
47 words
An analog to digital converter as defined in claim 1 wherein said input means comprises a differential amplifier having an inverting input and a non-inverting input, and wherein said second means are coupled to said inverting input and said analog signal is received by said non-inverting input.
Claim 8
Dependent Claim
22 words
An analog to digital converter as defined in claim 6 wherein said differential amplifier has an output coupled to said quantizing means.
Claim 9
Dependent Claim
27 words
An analog to digital converter as defined in claim 1 wherein said input means includes a sample-and-hold circuit for maintaining said analog signal at said input means.
Claim 10
Dependent Claim
36 words
An analog to digital converter as defined in claim 1 wherein said second means is arranged to provide a signal to said input means for decreasing the level of said analog signal at said quantizing means.
Claim 11
Dependent Claim
46 words
An analog to digital converter as defined in claim 9 wherein said second means includes storing means for storing said one sublevel in response to said quantizing means quantizing said analog signal to a level which is one quantized discrete level less than said one level.
Claim 12
Dependent Claim
44 words
An analog to digital converter as defined in claim 10 wherein said second means includes a digital to analog converter for providing said analog signal decreasing signals and a counter coupled to said digital to analog converter for incrementing said digital to analog converter.
Claim 13
Dependent Claim
29 words
An analog to digital converter as defined in claim 11 wherein said counter is also coupled to said storing means for providing said storing means with said one sublevel.
Claim 14
Dependent Claim
79 words
An analog to digital converter as defined in claim 1 wherein said analog to digital converter is arranged to quantize said analog signal to N bits of accuracy, wherein said quantizing means is arranged to quantize said first portion of said analog signal to X bits of accuracy and wherein said second means is arranged to quantize said remaining portion to Y bits of accuracy, and wherein the sum of X and Y bits is equal to N bits.
Claim 15
Dependent Claim
59 words
An analog to digital converter as defined in claim 13 wherein said analog to digital converter is arranged to provide said quantization of said analog signal in an N bit digital word, wherein said X bits comprise the most significant bits of said digital word and wherein said Y bits comprise the least significant bits of said digital word.
Claim 16
Dependent Claim
191 words
An analog to digital converter for converting an analog signal to a digital binary bit word containing N bits, said analog to digital converter comprising: input means for receiving said analog signal; quantizing means coupled to said input means for quantizing said analog signal to one level of a first predetermed number of discrete levels represented by X binary bits, said X binary bits representing a first portion of said analog signal and being the most significant bits of said N bit binary word; and second means coupled to said input means and to said quantizing means for incrementally decreasing said analog signal applied to said quantizing means and for providing a quantization of the remaining portion of said analog signal to one sublevel of a predetermined number of sublevels, said second means including least significant bit generating means for providing a Y bit binary word representing said one sublevel responsive to said quantizing means when said analog signal is decreased to a level which is one quantized discrete level less than said one level, said Y bit binary word being the least significant bits of said N bit binary word.
Claim 17
Dependent Claim
191 words
An analog to digital converter for converting an analog signal to a digital binary bit word containing N bits, said analog to digital converter comprising: input means for receiving said analog signal; quantizing means coupled to said input means for quantizing said analog signal to one level of a first predetermed number of discrete levels represented by X binary bits, said X binary bits representing a first portion of said analog signal and being the most significant bits of said N bit binary word; and second means coupled to said input means and to said quantizing means for incrementally decreasing said analog signal applied to said quantizing means and for providing a quantization of the remaining portion of said analog signal to one sublevel of a predetermined number of sublevels, said second means including least significant bit generating means for providing a Y bit binary word representing said one sublevel responsive to said quantizing means when said analog signal is decreased to a level which is one quantized discrete level less than said one level, said Y bit binary word being the least significant bits of said N bit binary word.
Claim 18
Dependent Claim
43 words
An analog to digital converter as defined in claim 15 wherein said input means include a differential amplifier having a non-inverting input for receiving said analog signal, an inverting input coupled to said second means, and an output coupled to said quantizing means.
Claim 19
Dependent Claim
38 words
An analog to digital converter as defined in claim 16 wherein said input means further include a sample-and-hold coupled between said analog signal and said differential amplifier non-inverting input for maintaining said analog signal at said non-inverting input.
Claim 20
Dependent Claim
25 words
An analog to digital converter as defined in claim 15 wherein said least significant bit generating means include a counter for incrementing said second means.
Claim 21
Dependent Claim
34 words
An analog to digital converter as defined in claim 18 wherein said second means further includes a latch coupled to said counter for storing said Y bit binary word responsive to said quantizing means.
Claim 22
Dependent Claim
25 words
An analog to digital converter as defined in claim 15 further including a latch coupled to said quantizing means for storing said X binary bits.
Claim 23
Dependent Claim
29 words
An analog to digital converter as defined in claim 15 wherein said quantizing means comprises an analog to digital converter having an accuracy of less than said N bits.
Claim 24
Dependent Claim
30 words
An analog to digital converter as defined in claim 16 wherein said second means comprises a digital to analog converter having an output coupled to said differential amplifier inverting input.
References Cited (Backward Citations)
US3516085A
Cited
US4124844A
Cited
US4196419A
Cited
US4308524A
Cited
US4485372A
Cited
US4544917A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-05-24 | 1991-11-23 | 1992-05-24 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-05-24 | 1995-11-23 | 1996-05-24 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-05-24 | 1999-11-23 | 2000-05-24 | $7700.00 | Window Closed / Lapsed |