← Back to Patent Explorer
US4196419A Expired / Lapsed US ⏱️ 0.0 years remaining

Analog to digital converter

Assignee: Ferranti International PLC
•
Filing: 1977-12-13
•
Granted: 1980-04-01
•
Expires: 1997-12-13
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A circuit for digitizing data represented by a variable electric current includes a capacitor to which a variable direct current is applied, and a reference stage defining two voltage levels and producing a control signal when the voltage across the capacitor reaches one of the two levels. The control signal causes the charge on the capacitor to be changed by a known amount. The number of charge pulses is counted and added to the instantaneous value of the capacitor voltage.

Inventors

  • 👤 Kenneth R. Brown

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-30 14:22
CPC Classifications
G; G06; G06J; G06J1/00; H; H03; H03M; H03M1/00; H03M1/12; H03M1/34; H03M1/38; H03M1/40; H03M1/406

Claims Analysis

Total Claims: 4
Claim 1
Independent Claim 242 words
An electric circuit for providing an output which is a digitised form of the continuous time integral of data represented by a variable electric current, which circuit includes a capacitor to which may be applied a variable direct current proportional to the instantaneous value of a variable quantity, a buffer amplifier having an input connected to the capacitor a reference stage connected to an output of the buffer amplifier operable to define upper and lower voltage levels and responsive to the voltage across the capacitor to deliver a first control signal whenever the said voltage reaches the upper voltage level and a second control signal whenever the said voltage reaches the lower voltage level, charging means responsive to either one of the first and second control signals to apply to the capacitor a pulse of known constant charge in such a sense that the voltage across the capacitor changes to a value near to the voltage level giving rise to the other control signal, counting means for counting the number and polarity of the charge pulses applied to the capacitor by the charging means, an analogue-to-digital converter connected to the output of the buffer amplifier operable to sample the voltage across the capacitor at a rate such that the time interval between successive samples is greater than the duration of a charge pulse, and an adder for combining the output of the counting means with the instantaneous output of the analogue-to-digital converter.
Claim 2
Dependent Claim 242 words
An electric circuit for providing an output which is a digitised form of the continuous time integral of data represented by a variable electric current, which circuit includes a capacitor to which may be applied a variable direct current proportional to the instantaneous value of a variable quantity, a buffer amplifier having an input connected to the capacitor a reference stage connected to an output of the buffer amplifier operable to define upper and lower voltage levels and responsive to the voltage across the capacitor to deliver a first control signal whenever the said voltage reaches the upper voltage level and a second control signal whenever the said voltage reaches the lower voltage level, charging means responsive to either one of the first and second control signals to apply to the capacitor a pulse of known constant charge in such a sense that the voltage across the capacitor changes to a value near to the voltage level giving rise to the other control signal, counting means for counting the number and polarity of the charge pulses applied to the capacitor by the charging means, an analogue-to-digital converter connected to the output of the buffer amplifier operable to sample the voltage across the capacitor at a rate such that the time interval between successive samples is greater than the duration of a charge pulse, and an adder for combining the output of the counting means with the instantaneous output of the analogue-to-digital converter.
Claim 3
Dependent Claim 50 words
A circuit as claimed in claim 1 in which the charging means comprises a current source operable to deliver a current of constant known amplitude, and switching means responsive to the control signals to connect the output of the current source to the capacitor for a known period of time.
Claim 4
Dependent Claim 26 words
A circuit as claimed in claim 1 in which the variable quantity is acceleration, the output of the circuit being the time integral of that acceleration.

References Cited (Backward Citations)

US3267458A Cited
US3531797A Cited
GB1154795A Cited
US3662376A Cited
US3516085A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1983-04-01 1983-10-01 1984-04-01 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1987-04-01 1987-10-01 1988-04-01 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1991-04-01 1991-10-01 1992-04-01 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag