Patent US960874A successfully refreshed from Google Patents.
US3662376A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Analogue-digital converting apparatus
Assignee: Advantest Corp
•
Filing: 1970-04-07
•
Granted: 1972-05-09
•
Expires: 1990-04-07
Abstract
Abstract In the present invention, a quantity to be converted is integrated for a fixed time and, during the integrating period, whenever the output voltage of the integrator reached a reference level, a reference quantity having a polarity reverse to that of the quantity to be converted is added to the above mentioned integrator with the quantity to be converted.
Inventors
- 👤 Hikaru Furukawa
- 👤 Hiroshi Aihara
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 16:17
CPC Classifications
H; H03; H03M; H03M1/00; H03M1/12; H03M1/50; H03M1/52
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
169 words
An analog-digital converting apparatus comprising, integrator means; input means; reference voltage means; level detecting means having means for detecting levels at the output of the integrator means; controller means operative alternately to introduce into the integrator means voltage from the input means, and responsive to the integrator reaching a first fixed level to add to the input voltage an opposing reference voltage from said reference voltage means to bring the integrator level down toward a second level; a source of counting pulses; digital counting means operative to count said pulses during intervals while the integrator means is integrating the input voltage together with the opposing reference voltage to accumulate a first digital quantity; means for converting a residual level of the integrator means to a second digital quantity, said controller means being operative after a fixed time has elapsed to apply the existing residual integrator level to said converting means; and means including said counting means to combine said first and second digital quantities to obtain a digital output.
Claim 2
Dependent Claim
169 words
An analog-digital converting apparatus comprising, integrator means; input means; reference voltage means; level detecting means having means for detecting levels at the output of the integrator means; controller means operative alternately to introduce into the integrator means voltage from the input means, and responsive to the integrator reaching a first fixed level to add to the input voltage an opposing reference voltage from said reference voltage means to bring the integrator level down toward a second level; a source of counting pulses; digital counting means operative to count said pulses during intervals while the integrator means is integrating the input voltage together with the opposing reference voltage to accumulate a first digital quantity; means for converting a residual level of the integrator means to a second digital quantity, said controller means being operative after a fixed time has elapsed to apply the existing residual integrator level to said converting means; and means including said counting means to combine said first and second digital quantities to obtain a digital output.
Claim 3
Dependent Claim
181 words
An analog-digital converting apparatus comprising, integrator means; input means, reference voltage means operative to deliver at least two reference voltages of different levels; level detecting means for detecting levels at the output of the integrator means; controller means operative to introduce into the integrator means voltage from the input means, and responsive to the integrator reaching certain levels as determined by said detecting means to add to the input voltage opposing reference voltages from said reference voltage means to bring the integrator level down toward its initial starting level; a source of counting pulses having aT least two different pulse rates proportioned as said different reference voltage levels; and digital counting means operative to count pulses during integration only when a reference voltage is being integrated, the pulse counting rate being determined by the level of a reference voltage being integrated; said controller means being operative after a fixed time has elapsed to remove the input voltage from the integrator means while coupling the references voltages thereto and count the counting pulses until the integrator level reaches its initial starting level.
Claim 4
Dependent Claim
181 words
An analog-digital converting apparatus comprising, integrator means; input means, reference voltage means operative to deliver at least two reference voltages of different levels; level detecting means for detecting levels at the output of the integrator means; controller means operative to introduce into the integrator means voltage from the input means, and responsive to the integrator reaching certain levels as determined by said detecting means to add to the input voltage opposing reference voltages from said reference voltage means to bring the integrator level down toward its initial starting level; a source of counting pulses having aT least two different pulse rates proportioned as said different reference voltage levels; and digital counting means operative to count pulses during integration only when a reference voltage is being integrated, the pulse counting rate being determined by the level of a reference voltage being integrated; said controller means being operative after a fixed time has elapsed to remove the input voltage from the integrator means while coupling the references voltages thereto and count the counting pulses until the integrator level reaches its initial starting level.
Claim 5
Dependent Claim
52 words
In an analog-digital converting apparatus as set forth in claim 2, gate means for coupling said counting pulses to said counting means, said gate means and said controller means being actuated synchronously by said counting pulses respectively to open the gate means while adding to the integrator input corresponding reference voltage levels.
References Cited (Backward Citations)
US3458809A
Cited
US3525093A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1975-05-09 | 1975-11-08 | 1976-05-09 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1979-05-09 | 1979-11-08 | 1980-05-09 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1983-05-09 | 1983-11-08 | 1984-05-09 | $7700.00 | Window Closed / Lapsed |