Patent US5357431A successfully refreshed from Google Patents.
Patent US4744076A successfully refreshed from Google Patents.
US4744076A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Bus structure having constant electrical characteristics
Assignee: EIDP Inc
•
Filing: 1986-08-06
•
Granted: 1988-05-10
•
Expires: 2006-08-06
Abstract
Abstract A data transmission bus arrangement in which the transceiver arrays through which a main bus communicates with functional circuit modules are physically disposed on the same substrate that carries the bus.
Inventors
- 👤 John G. Elias
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-30 20:43
CPC Classifications
H; H04; H04L; H04L5/00; H04L12/00; H04L12/28; H04L12/40; H04L12/40006; H04L12/40039; G; G06; G06F; G06F13/00; G06F13/38; G06F13/40
Claims Analysis
Total Claims: 7
Claim 1
Independent Claim
129 words
In an electronic system of the type having a communications bus disposed on a bus support substrate, the bus having determinable impedance and time delay characteristics associated therewith, the bus having at least a first, a second and a third transceiver array connected thereto, the system having a first and a second functional circuit module respectively disposed on separate support substrates and respectively removably connectable to the bus support substrate and respectively communicable with the bus through the first and the second transceiver arrays, wherein the improvement comprises the transceiver arrays being positioned on the bus support substrate whereby the impedance and time delay characteristics of the bus remain substantially constant regardless of the absence or presence of a third functional circuit module connected to the third transceiver array.
Claim 2
Dependent Claim
129 words
In an electronic system of the type having a communications bus disposed on a bus support substrate, the bus having determinable impedance and time delay characteristics associated therewith, the bus having at least a first, a second and a third transceiver array connected thereto, the system having a first and a second functional circuit module respectively disposed on separate support substrates and respectively removably connectable to the bus support substrate and respectively communicable with the bus through the first and the second transceiver arrays, wherein the improvement comprises the transceiver arrays being positioned on the bus support substrate whereby the impedance and time delay characteristics of the bus remain substantially constant regardless of the absence or presence of a third functional circuit module connected to the third transceiver array.
Claim 3
Dependent Claim
49 words
The system of claim 1 wherein the bus is formed of a plurality of signal conduction paths and wherein the improvement further comprises a termination impedance selected to precisely match the characteristic impedance of each path being deposed on the bus support substrate at each end of the path.
Claim 4
Dependent Claim
32 words
The system of claim 1 wherein the improvement further comprises a secondary bus respectively connecting a transceiver array on the bus support substrate to a transceiver array on a separate support substrate.
Claim 5
Dependent Claim
32 words
The system of claim 2 wherein the improvement further comprises a secondary bus respectively connecting a transceiver array on the bus support substrate to a transceiver array on a separate support substrate.
Claim 6
Dependent Claim
43 words
The system of claim 4 wherein the secondary bus is formed of a plurality of conduction paths and wherein the improvement further comprises an impedance matching the impedance of each conduction path in the secondary bus connected to at least one end thereof.
Claim 7
Dependent Claim
43 words
The system of claim 3 wherein the secondary bus is formed of a plurality of conduction paths and wherein the improvement further comprises an impedance matching the impedance of each conduction path in the secondary bus connected to at least one end thereof.
References Cited (Backward Citations)
US3516065A
Cited
US3832575A
Cited
US4063220A
Cited
US4158220A
Cited
US4395710A
Cited
US4454552A
Cited
US4475191A
Cited
US4602364A
Cited
US4638311A
Cited
US4677613A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-05-10 | 1991-11-09 | 1992-05-10 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-05-10 | 1995-11-09 | 1996-05-10 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-05-10 | 1999-11-09 | 2000-05-10 | $7700.00 | Window Closed / Lapsed |