Patent US4742564A successfully refreshed from Google Patents.
US4742564A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Tuning alignment data memory device for tuning circuits tunable to selectable frequencies
Assignee: US Philips Corp
•
Filing: 1987-04-06
•
Granted: 1988-05-03
•
Expires: 2007-04-06
Abstract
Abstract The invention relates to a tuning memory device for tuning circuits to selectable frequencies and in which digital tuning data corresponding to said frequencies are stored in a programmable memory. For each selectable frequency the programmable memory contains an information element indicating whether writing said line has been effected correctly. A logic frequency-selection circuit includes a buffer register (REG) receiving address data from a BUS, which data are loaded in an up/down counter UP/DN, and a shift register L 1 . . . L n which is clocked by a clock signal (MW,CR). Each time a defective row of the memory is detected (signal BLD), the up/down counter UPDN is decremented by one unit so a defective row is not counted. When the up/down counter reaches a predetermined count, identified by a gate 40, the shift register is positioned to the desired row corresponding to the selected frequency and addresses via the output of a corresponding register multivibrator (L 1 . . . L n ) a row of the programmable memory.
Inventors
- 👤 Dumont Daniel
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-25 20:34
CPC Classifications
G; G11; G11C; G11C29/00; G11C29/70; H; H03; H03J; H03J3/00; H03J3/28; H03J3/32; H03J1/00; H03J1/0008
Claims Analysis
Total Claims: 5
Claim 1
Independent Claim
313 words
A tuning alignment data memory device for tuning circuits tunable to selectable frequencies in which digital tuning alignment data corresponding to said frequencies are stored in a programmable memory (PROM) associated with said circuits, being selectable by a logic frequency selection circuit and suitable for having the associated digital tuning alignment data correspond to the selectable frequenties, characterized in that the programmable memory comprises for each selectable frequency a write row containing a write information position for a write information element indicating whether tuning data written in this row has been written correctly or not, in that tuning alignment data written in these rows are sequentially arranged in accordance with a predetermined frequency order, in that for each defective write row the digital tuning alignment data of a defective write row are written again in the subsequent write row and in that the logic frequency selection circuit comprises: a buffer register receiving a first address corresponding to a selected frequency; an up/down counter clocked by a first clock signal until it has reached a second address; a shift register clocked by said first clock signal and acting such that its output sequentially addresses write rows of the programmable memory; a first logic gate detecting whether the up/down counter has reached said second address and whose output blocks said first clock signal when the second address has been reached; and a logic detection circuit of said write information element whose output is designed such as to decrement the up/down counter by one step in the case in which said write information element corresponds to a defective write row, such that, for a first address corresponding to a k th frequency, the shift register remains in a position in which it addresses a validly written k th row of the programmable memory, after having sequentially scanned validly written (k-1) first rows and defectively written rows.
Claim 2
Dependent Claim
313 words
A tuning alignment data memory device for tuning circuits tunable to selectable frequencies in which digital tuning alignment data corresponding to said frequencies are stored in a programmable memory (PROM) associated with said circuits, being selectable by a logic frequency selection circuit and suitable for having the associated digital tuning alignment data correspond to the selectable frequenties, characterized in that the programmable memory comprises for each selectable frequency a write row containing a write information position for a write information element indicating whether tuning data written in this row has been written correctly or not, in that tuning alignment data written in these rows are sequentially arranged in accordance with a predetermined frequency order, in that for each defective write row the digital tuning alignment data of a defective write row are written again in the subsequent write row and in that the logic frequency selection circuit comprises: a buffer register receiving a first address corresponding to a selected frequency; an up/down counter clocked by a first clock signal until it has reached a second address; a shift register clocked by said first clock signal and acting such that its output sequentially addresses write rows of the programmable memory; a first logic gate detecting whether the up/down counter has reached said second address and whose output blocks said first clock signal when the second address has been reached; and a logic detection circuit of said write information element whose output is designed such as to decrement the up/down counter by one step in the case in which said write information element corresponds to a defective write row, such that, for a first address corresponding to a k th frequency, the shift register remains in a position in which it addresses a validly written k th row of the programmable memory, after having sequentially scanned validly written (k-1) first rows and defectively written rows.
Claim 3
Dependent Claim
120 words
A device as claimed in claim 1, characterized in that the buffer register receives a load authorization signal (LB) in synchronism with said first address, which authorizes a passage of one pulse of a second clock signal (LT) having the same period as the first clock signal, but shifted in time relative to this first clock signal, to be applied to the clock signal input of a D-type bistable multivibrator whose input receives from the buffer register a signal (DP) which is representative of an effective load of the first address, and whose output, when it is in its high state unblocks the first clock signal, and is reset to zero by an output signal of the first logic gate.
Claim 4
Dependent Claim
46 words
A device as claimed in claim 2, characterized in that the shift register is reset to zero by said load authorizing signal (LB) and at its input receives said signal (DP) which is representative of the effective load of the first address in the buffer register.
Claim 5
Dependent Claim
71 words
A device as claimed in claim 3, characterized in that it includes a second logic gate receiving an output signal of the logic detection circuit and also a signal from a third clock signal (LF) having the same period as the first clock signal, but shifted in time relative to this first clock signal, in such a manner as to synchronize the up/down counter when it is decremented by one step.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-05-03 | 1991-11-02 | 1992-05-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-05-03 | 1995-11-02 | 1996-05-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-05-03 | 1999-11-02 | 2000-05-03 | $7700.00 | Window Closed / Lapsed |