Patent US4742486A successfully refreshed from Google Patents.
US4742486A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Semiconductor integrated circuit having function for switching operational mode of internal circuit
Assignee: Fujitsu Ltd
•
Filing: 1986-05-08
•
Granted: 1988-05-03
•
Expires: 2006-05-08
Abstract
Abstract In a semiconductor integrated circuit comprising an internal circuit, a device for receiving a chip select signal from the outside, a device for receiving an input signal from the outside, and a voltage detecting circuit for detecting whether or not the potential of the input signal is higher than a reference potential; the voltage detecting circuit comprises a first device for differentially comparing the potential of the input signal with the reference potential and generating an output potential in accordance with the results of the comparison, a second device for detecting a predetermined edge of the chip select signal so as to trigger the first device, and a third device for latching the output potential of the first device to the third device when the first device is triggered by the second device, the internal circuit being switched from a first mode to a second mode, or vice versa, in accordance with the output potential of the third device.
Inventors
- 👤 Yoshihiro Takemae
- 👤 Shigeki Nozaki
- 👤 Masao Nakano
- 👤 Kimiaki Sato
- 👤 Nobumi Kodama
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-10-26 17:01
CPC Classifications
G; G11; G11C; G11C11/00; G11C11/21; G11C11/34; G01; G01R; G01R31/00; G01R31/28; G01R31/317; G01R31/31701; G11C17/00; G11C29/00; G11C29/04; G11C29/08; G11C29/12; G11C29/46; G06; G06F; G06F11/00; G06F11/22; G06F11/26; G06F11/267
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
161 words
A semiconductor integrated circuit comprising: an internal circuit; means for receiving an externally generated chip select signal; means for receiving an externally generated input signal; and a voltage detecting circuit for detecting whether or not the potential of said input signal is higher than a predetermined reference potential, said voltage detecting circuit comprising: a first means for differentially comparing the potential of said input signal with said predetermined reference potential and generating a predetermined output potential in accordance with the results of the comparison, a second means for detecting a predetermined edge of said chip select signal so as to trigger said first means, and a third means for latching said output potential of said first means to said third means when said first means is triggered by said second means; said internal circuit being switched from a first mode of operation to a second mode of operation, or vice versa, in accordance with the output potential of said third means.
Claim 2
Dependent Claim
161 words
A semiconductor integrated circuit comprising: an internal circuit; means for receiving an externally generated chip select signal; means for receiving an externally generated input signal; and a voltage detecting circuit for detecting whether or not the potential of said input signal is higher than a predetermined reference potential, said voltage detecting circuit comprising: a first means for differentially comparing the potential of said input signal with said predetermined reference potential and generating a predetermined output potential in accordance with the results of the comparison, a second means for detecting a predetermined edge of said chip select signal so as to trigger said first means, and a third means for latching said output potential of said first means to said third means when said first means is triggered by said second means; said internal circuit being switched from a first mode of operation to a second mode of operation, or vice versa, in accordance with the output potential of said third means.
Claim 3
Dependent Claim
23 words
A semiconductor integrated circuit according to claim 1, wherein said first mode of operation is a normal mode for operating said internal circuit.
Claim 4
Dependent Claim
23 words
A semiconductor integrated circuit according to claim 1, wherein said second mode of operation is a test mode for testing said internal circuit.
Claim 5
Dependent Claim
26 words
A semiconductor integrated circuit according to claim 1, wherein the potential of said input signal is higher than said predetermined reference potential in a test mode.
Claim 6
Dependent Claim
28 words
A semiconductor integrated circuit according to claim 1, wherein the potential of said input signal is lower than said predetermined reference potential in a normal mode of operation.
Claim 7
Dependent Claim
26 words
A semiconductor integrated circuit according to claim 1, wherein said predetermined reference potential is obtained from a power source line connected to said voltage detecting circuit.
Claim 8
Dependent Claim
23 words
A semiconductor integrated circuit according to claim 1, wherein said externally generated chip select signal is also used as a row enable signal.
Claim 9
Dependent Claim
62 words
A semiconductor integrated circuit according to claim 1, further comprising a predetermined number of address terminals for said internal circuit, wherein said internal circuit comprises a decoder for selecting one of a plurality of memory blocks in said internal circuit in a normal mode of operation and said externally generated input signal is supplied to an address terminal connected to said decoder.
Claim 10
Dependent Claim
55 words
A semiconductor integrated circuit according to claim 1, further comprising a data input terminal and a data output terminal for said internal circuit, wherein said externally generated input signal is supplied to one of said data input terminal and data output terminal in synchronism with the predetermined edge of said externally generated chip select signal.
References Cited (Backward Citations)
US4701884A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-05-03 | 1991-11-02 | 1992-05-03 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-05-03 | 1995-11-02 | 1996-05-03 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-05-03 | 1999-11-02 | 2000-05-03 | $7700.00 | Window Closed / Lapsed |