← Back to Patent Explorer
US4739379A Expired / Lapsed US ⏱️ 0.0 years remaining

Heterojunction bipolar integrated circuit

Assignee: Toshiba Corp
•
Filing: 1986-06-26
•
Granted: 1988-04-19
•
Expires: 2006-06-26
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A heterojunction bipolar integrated circuit is disclosed which uses a heterojunction bipolar transistor with a heterojunction between an emitter region and a base region. In this transistor, a pn junction between the base region and the emitter region has a greater area than a pn junction between the base region and a collector region. A plurality of such heterojunction bipolar transistors are isolated on a substrate to perform logic operations in an unsaturated region.

Inventors

  • 👤 Junko Akagi
  • 👤 Jiro Yoshida
  • 👤 Makoto Azuma

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-04 09:14
CPC Classifications
H; H10; H10D; H10D10/00; H10D10/80; H10D10/821; H10D84/00; H10D84/01; H10D84/02; H10D84/05; H10D86/00; H10D86/01

Claims Analysis

Total Claims: 13
Claim 1
Independent Claim 169 words
A heterojunction bipolar integrated circuit comprising: a semi-insulating semiconductor substrate; a plurality of heterojunction bipolar transistors formed on said substrate, each having at least an emitter region consisting of a first type of semiconductor and formed on said semi-insulating semiconductor substrate, a base region constituting a pn junction with said emitter region, consisting of a second type of semiconductor with a bandgap narrower than that of said emitter region, and formed on said emitter region, and a collector region constituting a pn junction with said base region, consisting of the first or second type of semiconductor, and formed on said base region, said pn junction between said base and emitter regions having a larger area than said pn junction between said base and collector regions; an ion-implanted region for isolating said respective heterojunction bipolar transistors on said substrate, said ion-implanted region reaching said semi-insulating semiconductor substrate; and means for connecting said plurality of heterojunction bipolar transistors with wiring, and for allowing said transistors to carry out current-mode logic operations.
Claim 2
Dependent Claim 169 words
A heterojunction bipolar integrated circuit comprising: a semi-insulating semiconductor substrate; a plurality of heterojunction bipolar transistors formed on said substrate, each having at least an emitter region consisting of a first type of semiconductor and formed on said semi-insulating semiconductor substrate, a base region constituting a pn junction with said emitter region, consisting of a second type of semiconductor with a bandgap narrower than that of said emitter region, and formed on said emitter region, and a collector region constituting a pn junction with said base region, consisting of the first or second type of semiconductor, and formed on said base region, said pn junction between said base and emitter regions having a larger area than said pn junction between said base and collector regions; an ion-implanted region for isolating said respective heterojunction bipolar transistors on said substrate, said ion-implanted region reaching said semi-insulating semiconductor substrate; and means for connecting said plurality of heterojunction bipolar transistors with wiring, and for allowing said transistors to carry out current-mode logic operations.
Claim 3
Dependent Claim 39 words
The circuit according to claim 1, wherein each of said plurality of bipolar transistors comprises: an emitter region formed on said substrate; a base region formed on said emitter region; and a collector region formed on said base region.
Claim 4
Dependent Claim 15 words
The circuit according to claim 1, wherein said first type of said semiconductor comprises AlGaAs.
Claim 5
Dependent Claim 46 words
The circuit according to claim 3, wherein said first type of said semiconductor comprises: a transition region in which an Al ratio in the AlGaAs increases from a base region side to an emitter region side; and a region in which the Al ratio is fixed.
Claim 6
Dependent Claim 172 words
A heterojunction bipolar integrated circuit comprising: a semi-insulating semiconductor substrate; a plurality of heterojunction bipolar transistors formed on said substrate, each having at least an emitter region consisting of a first type of semiconductor and formed on said semi-insulating semiconductor substrate, a base region constituting a pn junction with said emitter region, consisting of a second type of semiconductor with a bandgap narrower than that of said emitter region, and formed on said emitter region, and a collector region constituting a pn junction with said base region, consisting of the first or second type of semiconductor, and formed on said base region, said pn junction between said base and emitter regions having a larger area than said pn junction between said base and collector regions; an ion-implanted region for isolating said respective heterojunctional bipolar transistors on said substrate, said ion-implanted region reaching said semi-insulating semiconductor substrate; and means for connecting said plurality of heterojunction bipolar transistors with wiring, and for allowing said transistors to carry out current-mode logic operations with emitter follower.
Claim 7
Dependent Claim 172 words
A heterojunction bipolar integrated circuit comprising: a semi-insulating semiconductor substrate; a plurality of heterojunction bipolar transistors formed on said substrate, each having at least an emitter region consisting of a first type of semiconductor and formed on said semi-insulating semiconductor substrate, a base region constituting a pn junction with said emitter region, consisting of a second type of semiconductor with a bandgap narrower than that of said emitter region, and formed on said emitter region, and a collector region constituting a pn junction with said base region, consisting of the first or second type of semiconductor, and formed on said base region, said pn junction between said base and emitter regions having a larger area than said pn junction between said base and collector regions; an ion-implanted region for isolating said respective heterojunctional bipolar transistors on said substrate, said ion-implanted region reaching said semi-insulating semiconductor substrate; and means for connecting said plurality of heterojunction bipolar transistors with wiring, and for allowing said transistors to carry out current-mode logic operations with emitter follower.
Claim 8
Dependent Claim 15 words
The circuit according to claim 5, wherein said first type of said semiconductor comprises AlGaAs.
Claim 9
Dependent Claim 46 words
The circuit according to claim 6, wherein said first type of said semiconductor comprises: a transition region in which an Al ratio in the AlGaAs increases from a base region side to an emitter region side; and a region in which the Al ratio is fixed.
Claim 10
Dependent Claim 168 words
A heterojunction bipolar integrated circuit comprising: a semi-insulating semiconductor substrate; a plurality of heterojunction bipolar transistors formed on said substrate, each having at least an emitter region consisting of a first type of semiconductor and formed on said semi-insulating semiconductor substrate, a base region constituting a pn junction with said emitter region, consisting of a second type of semiconductor with a bandgap narrower than that of said emitter region and formed on said emitter region, and a collector region constituting a pn junction with said base region, consisting of the first or second type of semiconductor, and formed on said base region, said pn junction between said base and emitter regions having a larger area than said pn junction between said base and collector regions; an ion-implanted region for isolating said respective heterojunction bipolar transistors on said substrate, said ion-implanted region reaching said semi-insulating semiconductor substrate; and means for connecting said plularity of heterojunction bipolar transistors with wiring, and for allowing said transistors to carry out non-threshold operations.
Claim 11
Dependent Claim 168 words
A heterojunction bipolar integrated circuit comprising: a semi-insulating semiconductor substrate; a plurality of heterojunction bipolar transistors formed on said substrate, each having at least an emitter region consisting of a first type of semiconductor and formed on said semi-insulating semiconductor substrate, a base region constituting a pn junction with said emitter region, consisting of a second type of semiconductor with a bandgap narrower than that of said emitter region and formed on said emitter region, and a collector region constituting a pn junction with said base region, consisting of the first or second type of semiconductor, and formed on said base region, said pn junction between said base and emitter regions having a larger area than said pn junction between said base and collector regions; an ion-implanted region for isolating said respective heterojunction bipolar transistors on said substrate, said ion-implanted region reaching said semi-insulating semiconductor substrate; and means for connecting said plularity of heterojunction bipolar transistors with wiring, and for allowing said transistors to carry out non-threshold operations.
Claim 12
Dependent Claim 15 words
The circuit according to claim 8, wherein said first type of said semiconductor comprises AlGaAs.
Claim 13
Dependent Claim 46 words
The circuit according to claim 9, wherein said first type of said semiconductor comprises: a transition region in which an Al ratio in the AlGaAs increases from a base region side to an emitter region side; and a region in which the Al ratio is fixed.

References Cited (Backward Citations)

US3638202A Cited
US4063271A Cited
US4236294A Cited
US4573064A Cited
US4586071A Cited
US4570330A Cited
US4649411A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-04-19 1991-10-19 1992-04-19 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-04-19 1995-10-19 1996-04-19 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-04-19 1999-10-19 2000-04-19 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag