Patent US4734591A successfully refreshed from Google Patents.
← Back to Patent Explorer
US4734591A Expired / Lapsed US ⏱️ 0.0 years remaining

Frequency doubler

Assignee: Toshiba Corp
•
Filing: 1986-04-14
•
Granted: 1988-03-29
•
Expires: 2006-04-14
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A frequency doubler is disclosed in which an input signal is supplied to the respective gates of first and second field effect transistors with a phase difference corresponding to a one half wave of the input signal and a signal of a doubler frequency wave is obtained from the drain of the second field effect transistor.

Inventors

  • 👤 Ikuroh Ichitsubo

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-11-08 14:34
CPC Classifications
H; H03; H03B; H03B19/00; H03B19/06; H03B19/14

Claims Analysis

Total Claims: 9
Claim 1
Independent Claim 144 words
A frequency doubler comprising: a first field effect transistor having a gate, a source, a drain and a current channel provided between the source and drain; a second field effect transistor having a gate, a source, a drain and a current channel provided between the source and drain, the current channels of the first and second field effect transistors being connected in series with each other; and means for applying across the gate and source of the first field effect transistor and across the gate of the second field effect transistor and the source of the first field effect transistor signal voltages having substantially the same voltage amplitudes and frequencies and having a phase difference of about 180 degrees; wherein an output signal having a frequency two times that of said signal voltages is obtained from the drain of said second field effect transistor.
Claim 2
Dependent Claim 144 words
A frequency doubler comprising: a first field effect transistor having a gate, a source, a drain and a current channel provided between the source and drain; a second field effect transistor having a gate, a source, a drain and a current channel provided between the source and drain, the current channels of the first and second field effect transistors being connected in series with each other; and means for applying across the gate and source of the first field effect transistor and across the gate of the second field effect transistor and the source of the first field effect transistor signal voltages having substantially the same voltage amplitudes and frequencies and having a phase difference of about 180 degrees; wherein an output signal having a frequency two times that of said signal voltages is obtained from the drain of said second field effect transistor.
Claim 3
Dependent Claim 27 words
A frequency doubler according to claim 1, in which said first and second field effect transistors are comprised of a single dual gate field effect transistor structure.
Claim 4
Dependent Claim 40 words
A frequency doubler according to claim 1, wherein said signal voltage applying means includes a phase shifting means which is comprised of a line path having a length corresponding to a one-half wavelength of that of said applied signal voltage.
Claim 5
Dependent Claim 67 words
A frequency doubler according to claim 1, wherein said signal voltage applying means includes a phase shifting means which is comprised of a third field effect transistor having a gate, a drain and a source, for inverting a phase of the signal voltage supplied to its gate, the drain being connected to the gate of said second field effect transistor and the source being connected to ground.
Claim 6
Dependent Claim 167 words
A frequency doubler comprising: a first field effect transistor having a gate, a source, a drain and a current channel provided between the source and drain; a second field effect transistor having a gate, a source, a drain and a current channel provided between the source and drain, the current channels of the first and second field effect transistors being connected in series with each other; means for applying a first signal voltage across the gate and source of the first field effect transistor; and means for applying a second signal voltage across the source of the first field effect transistor and the gate of the second field effect transistor, the second signal voltage having substantially the same voltage and frequency and having a phase difference of about 180 degrees with respect to the first signal voltage; wherein an output signal having a frequency two times that of each of said first and second signal voltages is obtained from the drain of said second field effect transistor.
Claim 7
Dependent Claim 167 words
A frequency doubler comprising: a first field effect transistor having a gate, a source, a drain and a current channel provided between the source and drain; a second field effect transistor having a gate, a source, a drain and a current channel provided between the source and drain, the current channels of the first and second field effect transistors being connected in series with each other; means for applying a first signal voltage across the gate and source of the first field effect transistor; and means for applying a second signal voltage across the source of the first field effect transistor and the gate of the second field effect transistor, the second signal voltage having substantially the same voltage and frequency and having a phase difference of about 180 degrees with respect to the first signal voltage; wherein an output signal having a frequency two times that of each of said first and second signal voltages is obtained from the drain of said second field effect transistor.
Claim 8
Dependent Claim 26 words
A frequency doubler according to claim 1, wherein said first and second field effect transistors are comprised of a signal dual gate field effect transistor structure.
Claim 9
Dependent Claim 26 words
A frequency doubler according to claim 5, wherein said first and second field effect transistors are comprised of a single dual gate field effect transistor structure.

References Cited (Backward Citations)

US4308473A Cited
US4327343A Cited
US4334324A Cited
US4511813A Cited
US4611184A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-03-29 1991-09-28 1992-03-29 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-03-29 1995-09-28 1996-03-29 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-03-29 1999-09-28 2000-03-29 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag