← Back to Patent Explorer
US4733348A Expired / Lapsed US ⏱️ 0.0 years remaining

Virtual-memory multiprocessor system for parallel purge operation

Assignee: Toshiba Corp
•
Filing: 1985-05-30
•
Granted: 1988-03-22
•
Expires: 2005-05-30
📄 Original PDF 🌐 Google Patents 🔄 Sync Now

Abstract

Abstract A virtual memory control multiprocessor system has a plurality of processors each having a translation lookaside buffer (TLB). A purge request source processor commonly supplies a purge request signal to other processors so as to cause them to perform TLB purge operations. A purge end signal sent back from other processors is stored in flip-flops in the source processor in units of processors. The source processor detects the end of TLB purge operations of all processors, in accordance with the statuses of the flip-flops.

Inventors

  • 👤 Takashi Hiraoka
  • 👤 Toyohiko Matsushita

Bibliographic Details

Application Number —
Jurisdiction US
Data Source google_patents
Last Synchronized 2026-10-26 09:30
CPC Classifications
G; G06; G06F; G06F12/00; G06F12/02; G06F12/08; G06F12/10; G06F12/1027; G06F12/0802; G06F12/0806; G06F12/0842; G06F2212/00; G06F2212/68; G06F2212/682

Claims Analysis

Total Claims: 3
Claim 1
Independent Claim 147 words
A virtual-memory-type multiprocessor system having a plurality of processors each having a translation lookaside buffer, comprising: a first processor having a purge request signal generating means for supplying a common purge request signal requesting purging of translation lookaside buffers of said other processors; a plurality of flip-flops provided in each of said plurality of processors each of said flip-flop for storing a corresponding purge end signal, for each of said plurality of processors, each of said other processors, upon completion of purge operations in response to the common purge request signal, sending a corresponding processor number to each other processor; each of said processors further comprising: a decoder for decoding each processor number sent and setting the flip-flop corresponding to the decoded processor number; and purge end detecting means connected to each of said plurality of flip-flops for detecting the end of the purging of all processors.
Claim 2
Dependent Claim 147 words
A virtual-memory-type multiprocessor system having a plurality of processors each having a translation lookaside buffer, comprising: a first processor having a purge request signal generating means for supplying a common purge request signal requesting purging of translation lookaside buffers of said other processors; a plurality of flip-flops provided in each of said plurality of processors each of said flip-flop for storing a corresponding purge end signal, for each of said plurality of processors, each of said other processors, upon completion of purge operations in response to the common purge request signal, sending a corresponding processor number to each other processor; each of said processors further comprising: a decoder for decoding each processor number sent and setting the flip-flop corresponding to the decoded processor number; and purge end detecting means connected to each of said plurality of flip-flops for detecting the end of the purging of all processors.
Claim 3
Dependent Claim 81 words
A system according to claim 1, wherein said purge end detecting means comprises: first gates, respectively connected to said flip-flops, for receiving output signals therefrom, a signal indicating said source processor, and a signal indicating absence of any one of said processors from said multiprocessor system, and for outputting the logical sum of all input signals; and a second gate connected to each of said first gates for outputting the logical product of all the output signals from said first gates.

References Cited (Backward Citations)

US3560934A Cited
US4394731A Cited
US4442487A Cited

USPTO Annuity & Maintenance Windows

Annuity Stage Window Opens Payment Deadline Surcharge Period Until Estimated Fee Status
3.5 Years (Year 4) 1991-03-22 1991-09-21 1992-03-22 $2000.00 Window Closed / Lapsed
7.5 Years (Year 8) 1995-03-22 1995-09-21 1996-03-22 $3760.00 Window Closed / Lapsed
11.5 Years (Year 12) 1999-03-22 1999-09-21 2000-03-22 $7700.00 Window Closed / Lapsed

Assigned Categories & Tags

No categories assigned to this patent yet.

Assign Category Tag