US4722066A
Expired / Lapsed
US
⏱️ 0.0 years remaining
Digital signal overflow correction apparatus
Assignee: RCA Licensing Corp
•
Filing: 1985-07-30
•
Granted: 1988-01-26
•
Expires: 2005-07-30
Abstract
Abstract When a positive or a negative overflow error condition is encountered, the present invention substitutes the most positive or most negative value for the erroneous sample. The sign bit of a potentially erroneous value is inverted to form the MSB of the substitute value, and this value is, in turn, inverted and expanded to form the n-l LSB's of the substitute value. If an overflow error condition is detected, the erroneous value is replaced by the substitute value.
Inventors
- 👤 John Armer
- 👤 Erwin J. Wittmann
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-04 08:59
CPC Classifications
H; H04; H04N; H04N11/00; G; G06; G06F; G06F7/00; G06F7/38; G06F7/48; G06F7/499; G06F7/49905; G06F7/4991; G06F7/49921
Claims Analysis
Total Claims: 15
Claim 1
Independent Claim
173 words
Digital signal processing system for generating substitute values associated with n-bit potentially erroneous, processed input samples in the two's complement system: said system having means for providing a control signal indicative of the overflow in said n-bit processed samples; said system further including overflow correction apparatus comprising: means responsive to the MSB of said potentially erroneous, processed input samples for generating the respective, n-bit substitute values; said substitute value generating means including a pair of inverters connected to each other in series: the respective outputs of the first and second inverters defining the MSB and the n-1 LSB's of said n-bit substitute values; and a two-input switch responsive to said control signal; one input of said two-input switch having coupled thereto said potentially erroneous, processed input samples; the second input of said switch being provided with said associated substitute values: said switch passing to the output thereof either said processed input samples or said associated substitute values depending upon the absence of or the presence of an overflow in said processed input samples.
Claim 2
Dependent Claim
173 words
Digital signal processing system for generating substitute values associated with n-bit potentially erroneous, processed input samples in the two's complement system: said system having means for providing a control signal indicative of the overflow in said n-bit processed samples; said system further including overflow correction apparatus comprising: means responsive to the MSB of said potentially erroneous, processed input samples for generating the respective, n-bit substitute values; said substitute value generating means including a pair of inverters connected to each other in series: the respective outputs of the first and second inverters defining the MSB and the n-1 LSB's of said n-bit substitute values; and a two-input switch responsive to said control signal; one input of said two-input switch having coupled thereto said potentially erroneous, processed input samples; the second input of said switch being provided with said associated substitute values: said switch passing to the output thereof either said processed input samples or said associated substitute values depending upon the absence of or the presence of an overflow in said processed input samples.
Claim 3
Dependent Claim
14 words
The apparatus as defined in claim 1 wherein said two-input switch is a multiplexor.
Claim 4
Dependent Claim
13 words
The apparatus as defined in claim 1 wherein "n" is equal to eight.
Claim 5
Dependent Claim
43 words
The apparatus as defined in claim 3 wherein said substitute value generating means produces, at the output thereof, values equal to "7F.sub.(H) " and "80.sub.(H) ", when the MSB of said processed input samples is a logical "one" and a logical "zero" respectively.
Claim 6
Dependent Claim
174 words
Digital signal processing apparatus comprising: a source of potentially erroneous, n-bit processed input samples in the two's complement system; a source of a control signal synchronous to and having the same data rate as said processed input samples, and indicative of the presence or the absence of an overflow in said processed input samples; means responsive to the MSB of said potentially erroneous processed input samples for generating n-bit substitute values associated therewith; said substitute value generating means including a pair of inverters connected to each other in series; the respective outputs of the first and the second inverter defining the MSB and the n-1 LSB's of said n-bit substitute values; and a two-input switch responsive to said control signal; one input of said two-input switch having coupled thereto said processed input samples; the second input of said switch being provided with said associated substitute values; said switch producing at the output thereof either said processed input samples or said associated substitute values depending upon the absence of or the presence of the overflow.
Claim 7
Dependent Claim
174 words
Digital signal processing apparatus comprising: a source of potentially erroneous, n-bit processed input samples in the two's complement system; a source of a control signal synchronous to and having the same data rate as said processed input samples, and indicative of the presence or the absence of an overflow in said processed input samples; means responsive to the MSB of said potentially erroneous processed input samples for generating n-bit substitute values associated therewith; said substitute value generating means including a pair of inverters connected to each other in series; the respective outputs of the first and the second inverter defining the MSB and the n-1 LSB's of said n-bit substitute values; and a two-input switch responsive to said control signal; one input of said two-input switch having coupled thereto said processed input samples; the second input of said switch being provided with said associated substitute values; said switch producing at the output thereof either said processed input samples or said associated substitute values depending upon the absence of or the presence of the overflow.
Claim 8
Dependent Claim
101 words
Digital signal processing apparatus for generating substitute values associated with n-bit potentially erroneous, processed input samples in the two's complement system comprising: a pair of inverters connected together in series; the MSB of said potentially erroneous, processed samples being applied to the input of the first inverter; the output of said first inverter forming the MSB of said substitute values, and being coupled to the input of the second inverter; the output of second inverter defining the n-1 LBS's of said substitute values; and means for concatenating said outputs of said first and second inverters to form said n-bit substitute values.
Claim 9
Dependent Claim
101 words
Digital signal processing apparatus for generating substitute values associated with n-bit potentially erroneous, processed input samples in the two's complement system comprising: a pair of inverters connected together in series; the MSB of said potentially erroneous, processed samples being applied to the input of the first inverter; the output of said first inverter forming the MSB of said substitute values, and being coupled to the input of the second inverter; the output of second inverter defining the n-1 LBS's of said substitute values; and means for concatenating said outputs of said first and second inverters to form said n-bit substitute values.
Claim 10
Dependent Claim
185 words
Digital signal processing system for generating substitute values associated with n-bit potentially erroneous, processed input samples in the two's complement system; said system having means for providing a control signal indicative of the overflow in said n-bit processed samples; said system further including overflow correction apparatus comprising: means responsive to the MSB of said potentially erroneous, processed input samples for generating the respective, n-bit substitute values; said substitute value generating means including an inverter having its input coupled to the MSB of said processed input samples; the output of said inverter defining the MSB of said n-bit substitute values; the MSB of said processed input samples forming the n-1 LSB's of said n-bit substitute values; and a two-input switch responsive to said control signal; one input of said two-input switch having coupled thereto said potentially erroneous, processed input samples; the second input of said switch being provided with said associated substitute values; said switch passing to the output thereof either said processed input samples of said associated substitute values depending upon the absence of or the presence of an overflow in said processed input samples.
Claim 11
Dependent Claim
185 words
Digital signal processing system for generating substitute values associated with n-bit potentially erroneous, processed input samples in the two's complement system; said system having means for providing a control signal indicative of the overflow in said n-bit processed samples; said system further including overflow correction apparatus comprising: means responsive to the MSB of said potentially erroneous, processed input samples for generating the respective, n-bit substitute values; said substitute value generating means including an inverter having its input coupled to the MSB of said processed input samples; the output of said inverter defining the MSB of said n-bit substitute values; the MSB of said processed input samples forming the n-1 LSB's of said n-bit substitute values; and a two-input switch responsive to said control signal; one input of said two-input switch having coupled thereto said potentially erroneous, processed input samples; the second input of said switch being provided with said associated substitute values; said switch passing to the output thereof either said processed input samples of said associated substitute values depending upon the absence of or the presence of an overflow in said processed input samples.
Claim 12
Dependent Claim
185 words
Digital signal processing apparatus comprising: a source of potentially erroneous, n-bit processed input samples in the two's complement system; a source of a control signal synchronous to and having the same data rate as said processed input samples, and indicative of the presence or the absence of an overflow in said processed input samples; means responsive to the MSB of said potentially erroneous processed input samples for generating n-bit substitute values associated therewith; said substitute value generating means including an inverter having its input coupled to the MSB of said processed input samples; the output of said inverter defining the MSB of said n-bit substitute values; the MSB of said processed input samples forming the n-1 LSB's of said n-bit substitute values; and a two-input switch responsive to said control signal; one input of said two-input switch having coupled thereto said processed input samples; the second input of said switch being provided with said associated substitute values; said switch producing at the output thereof either said processed input samples or said associated substitute values depending upon the absence of or the presence of the overflow.
Claim 13
Dependent Claim
185 words
Digital signal processing apparatus comprising: a source of potentially erroneous, n-bit processed input samples in the two's complement system; a source of a control signal synchronous to and having the same data rate as said processed input samples, and indicative of the presence or the absence of an overflow in said processed input samples; means responsive to the MSB of said potentially erroneous processed input samples for generating n-bit substitute values associated therewith; said substitute value generating means including an inverter having its input coupled to the MSB of said processed input samples; the output of said inverter defining the MSB of said n-bit substitute values; the MSB of said processed input samples forming the n-1 LSB's of said n-bit substitute values; and a two-input switch responsive to said control signal; one input of said two-input switch having coupled thereto said processed input samples; the second input of said switch being provided with said associated substitute values; said switch producing at the output thereof either said processed input samples or said associated substitute values depending upon the absence of or the presence of the overflow.
Claim 14
Dependent Claim
92 words
Digital signal processing apparatus for generating substitute values associated with n-bit potentially erroneous, processed input samples in the two's complement system comprising: an inverter having its input coupled to the MSB of said processed input samples; the output of said inverter defining the MSB of said n-bit substitute values; means for expanding the MSB of said processed input samples to form the n-1 LSB's of said n-bit substitute values at the output thereof; and means for concatenating said outputs of said inverter and said expanding means to form said n-bit substitute values.
Claim 15
Dependent Claim
92 words
Digital signal processing apparatus for generating substitute values associated with n-bit potentially erroneous, processed input samples in the two's complement system comprising: an inverter having its input coupled to the MSB of said processed input samples; the output of said inverter defining the MSB of said n-bit substitute values; means for expanding the MSB of said processed input samples to form the n-1 LSB's of said n-bit substitute values at the output thereof; and means for concatenating said outputs of said inverter and said expanding means to form said n-bit substitute values.
References Cited (Backward Citations)
GB142913A
Cited
US3725687A
Cited
US3970833A
Cited
US4215415A
Cited
US4282581A
Cited
US4592008A
Cited
US4511922A
Cited
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-01-25 | 1991-07-27 | 1992-01-26 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-01-25 | 1995-07-27 | 1996-01-26 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-01-25 | 1999-07-27 | 2000-01-26 | $7700.00 | Window Closed / Lapsed |