Pseudo random framing generator circuit

Claim 1

In a digital telecommunications system, a pseudo random framing generator circuit for producing periodic framing bit data, said framing bit data being contained one bit at a time in bit positions regularly interleaved with transmission data for transmission to another digital telecommunications system via transmission equipment, said pseudo random framing generator circuit comprising: clock means being operated to produce a periodic clock signal of a predetermined frequency; frame sizing means connected to said clock means and being operated in response to said periodic clock signal to produce a second periodic signal, said second frequency being equal to said predetermined frequency divided by the number of bits of said transmission data and said framing bit data, said value of said framing bit data being independent of any values of said transmission data; exclusive OR gating means connected to said transmission equipment; shift-register means connected to said frame sizing means, to said exclusive OR gating means and to said transmission equipment, said shift-register means including a plurality of tap outputs and an input, said shift-register means being cyclically operated in response to said second periodic signal to produce a plurality of tap output signals on said corresponding plurality of tap outputs, at least two of said tap outputs being connected to said input via said exclusive OR gating means and each said connected tap output being a logic one bit positional representation corresponding to any polynomial of maximal length for a particular size of said shift-register means.