US4719370A
Expired / Lapsed
US
⏱️ 0.0 years remaining
BiMOS high speed inverter circuit
Assignee: Toshiba Corp
•
Filing: 1985-12-04
•
Granted: 1988-01-12
•
Expires: 2005-12-04
Abstract
Abstract An improved inverter circuit capable of attaining complete swift inversion is shown. The circuit comprises bipolar transistors (27, 29) by which an inverted output takes a level near the rated level and MOS transistors (21, 23) by which the inverted output reaches the rated level from the near level. The MOS transistor (21, 23) is driven by a bipolar transistor (31) and possesses high current driving capacity with its large dimensions of the gate region.
Inventors
- 👤 Yasuhiro Sugimoto
Bibliographic Details
Application Number
—
Jurisdiction
US
Data Source
google_patents
Last Synchronized
2026-11-06 13:23
CPC Classifications
H; H03; H03K; H03K19/00; H03K19/02; H03K19/08; H03K19/094; H03K19/0944; H03K19/09448; H03K19/01; H03K19/017; H03K19/01707; H03K19/01721; H03K19/0175; H03K19/017509; H03K19/017518
Claims Analysis
Total Claims: 10
Claim 1
Independent Claim
260 words
An inverter circuit comprising: a first bipolar transistor having a base terminal, a collector terminal connected with a high voltage source and an emitter terminal connected with an output terminal; a second bipolar transistor having a base terminal, an emitter terminal connected with a low voltage source and a collector terminal connected with said output terminal; a first p-channel MOS transistor having a gate terminal connected with an input terminal, a source terminal connected with the high voltage source and a drain terminal connected with the base terminal of said first bipolar transistor; a first n-channel MOS transistor having a gate terminal connected with said input terminal, a drain terminal connected with said output terminal and a source terminal connected with the base terminal of said second bipolar transistor; a second p-channel MOS transistor having a gate terminal, a drain terminal connected with the high voltage source and a source terminal connected with said output terminal; a second n-channel MOS transistor having a gate terminal, a drain terminal connected with said output terminal and a source terminal connected with the low voltage source; a third bipolar transistor having a collector terminal connected with the high voltage source, an emitter terminal connected with the gate terminals of said second p- and second n-channel MOS transistors and a base terminal connected with said input terminal; a third n-channel MOS transistor having a drain terminal connected with the emitter terminal of said third bipolar transistor, a gate terminal connected with said output terminal and a source terminal connected with the low voltage source.
Claim 2
Dependent Claim
260 words
An inverter circuit comprising: a first bipolar transistor having a base terminal, a collector terminal connected with a high voltage source and an emitter terminal connected with an output terminal; a second bipolar transistor having a base terminal, an emitter terminal connected with a low voltage source and a collector terminal connected with said output terminal; a first p-channel MOS transistor having a gate terminal connected with an input terminal, a source terminal connected with the high voltage source and a drain terminal connected with the base terminal of said first bipolar transistor; a first n-channel MOS transistor having a gate terminal connected with said input terminal, a drain terminal connected with said output terminal and a source terminal connected with the base terminal of said second bipolar transistor; a second p-channel MOS transistor having a gate terminal, a drain terminal connected with the high voltage source and a source terminal connected with said output terminal; a second n-channel MOS transistor having a gate terminal, a drain terminal connected with said output terminal and a source terminal connected with the low voltage source; a third bipolar transistor having a collector terminal connected with the high voltage source, an emitter terminal connected with the gate terminals of said second p- and second n-channel MOS transistors and a base terminal connected with said input terminal; a third n-channel MOS transistor having a drain terminal connected with the emitter terminal of said third bipolar transistor, a gate terminal connected with said output terminal and a source terminal connected with the low voltage source.
Claim 3
Dependent Claim
314 words
An inverter circuit comprising: a first bipolar transistor having a base terminal, a collector terminal connected with a high voltage source and an emitter terminal connected with an output terminal; a second bipolar transistor having a base, an emitter terminal connected with a low voltage source and a collector terminal connected with said output terminal; a first p-channel MOS transistor having a gate terminal connected with an input terminal, a source terminal connected with the high voltage source and a drain terminal connected with the base terminal of said first bipolar transistor; a first n-channel MOS transistor having a gate terminal connected with said input terminal, a drain terminal connected with the base terminal of said first bipolar transistor and a source terminal connected with the low voltage source; a second n-channel MOS transistor having a gate terminal connected with said input terminal, a source terminal connected with the base terminal of said second bipolar transistor and a drain terminal connected with said output terminal; a third n-channel MOS transistor having a gate terminal connected with the base terminal of said first bipolar transistor, a drain terminal connected with the base terminal of said second bipolar transistor and a source terminal connected with the low voltage source; a third bipolar transistor having an emitter terminal, a collector terminal connected with the high voltage source and a base terminal connected with said input terminal; a fourth n-channel MOS transistor having a drain terminal connected with the emitter terminal of said third bipolar transistor, a gate terminal connected with the drain terminal of said first p-channel MOS transistor and a source terminal connected with the low voltage source; and a fifth n-channel MOS transistor having a drain terminal connected with said output terminal, a gate terminal connected with the emitter terminal of said third bipolar transistor and a source terminal connected with the low voltage source.
Claim 4
Dependent Claim
314 words
An inverter circuit comprising: a first bipolar transistor having a base terminal, a collector terminal connected with a high voltage source and an emitter terminal connected with an output terminal; a second bipolar transistor having a base, an emitter terminal connected with a low voltage source and a collector terminal connected with said output terminal; a first p-channel MOS transistor having a gate terminal connected with an input terminal, a source terminal connected with the high voltage source and a drain terminal connected with the base terminal of said first bipolar transistor; a first n-channel MOS transistor having a gate terminal connected with said input terminal, a drain terminal connected with the base terminal of said first bipolar transistor and a source terminal connected with the low voltage source; a second n-channel MOS transistor having a gate terminal connected with said input terminal, a source terminal connected with the base terminal of said second bipolar transistor and a drain terminal connected with said output terminal; a third n-channel MOS transistor having a gate terminal connected with the base terminal of said first bipolar transistor, a drain terminal connected with the base terminal of said second bipolar transistor and a source terminal connected with the low voltage source; a third bipolar transistor having an emitter terminal, a collector terminal connected with the high voltage source and a base terminal connected with said input terminal; a fourth n-channel MOS transistor having a drain terminal connected with the emitter terminal of said third bipolar transistor, a gate terminal connected with the drain terminal of said first p-channel MOS transistor and a source terminal connected with the low voltage source; and a fifth n-channel MOS transistor having a drain terminal connected with said output terminal, a gate terminal connected with the emitter terminal of said third bipolar transistor and a source terminal connected with the low voltage source.
Claim 5
Dependent Claim
30 words
An inverter circuit of claim 2 further comprising a diode connected between the emitter terminal of said third bipolar transistor and the drain terminal of said fourth n-channel MOS transistor.
Claim 6
Dependent Claim
24 words
An inverter circuit of claim 2 further comprising a diode connected between the emitter terminal of said first bipolar transistor and said output terminal.
Claim 7
Dependent Claim
45 words
An inverter circuit of claim 2 further comprising a second p-channel MOS transistor having a source terminal connected with said high voltage source, a gate terminal connected with the emitter terminal of said third bipolar transistor and a drain terminal connected with said output terminal.
Claim 8
Dependent Claim
239 words
An inverter circuit comprising: a MOS inverter consisting of complementary MOS transistors each having input terminals connected with an input terminal of said inverter circuit and an output terminal; a first bipolar transistor having a collector terminal connected with a high voltage source, a base terminal connected with the output terminal of said MOS inverter and an emitter terminal connected with an output terminal of said inverter circuit; and a second bipolar transistor having a base terminal, an emitter terminal connected with a low voltage source, a collector terminal connected with said output terminal of said inverter circuit and means connected to said base term of said second bipolar transistor for changing the state of said second bipolar transistor responsive to a signal at said input terminal of said inverter circuit; a third bipolar transistor having an emitter terminal, a collector terminal connected with said high voltage source and a base terminal connected with said input terminal; a first n-channel transistor having a drain terminal connected with the emitter terminal of said third bipolar transistor, a gate terminal connected with the output terminal of said MOS inverter and a source terminal connected with the low voltage source; and a second n-channel MOS transistor having a drain terminal connected with the output terminal of said inverter circuit, a gate terminal connected with the emitter terminal of said third bipolar transistor and a source terminal connected with the low voltage source.
Claim 9
Dependent Claim
239 words
An inverter circuit comprising: a MOS inverter consisting of complementary MOS transistors each having input terminals connected with an input terminal of said inverter circuit and an output terminal; a first bipolar transistor having a collector terminal connected with a high voltage source, a base terminal connected with the output terminal of said MOS inverter and an emitter terminal connected with an output terminal of said inverter circuit; and a second bipolar transistor having a base terminal, an emitter terminal connected with a low voltage source, a collector terminal connected with said output terminal of said inverter circuit and means connected to said base term of said second bipolar transistor for changing the state of said second bipolar transistor responsive to a signal at said input terminal of said inverter circuit; a third bipolar transistor having an emitter terminal, a collector terminal connected with said high voltage source and a base terminal connected with said input terminal; a first n-channel transistor having a drain terminal connected with the emitter terminal of said third bipolar transistor, a gate terminal connected with the output terminal of said MOS inverter and a source terminal connected with the low voltage source; and a second n-channel MOS transistor having a drain terminal connected with the output terminal of said inverter circuit, a gate terminal connected with the emitter terminal of said third bipolar transistor and a source terminal connected with the low voltage source.
Claim 10
Dependent Claim
101 words
An inverter circuit of claim 6 wherein said means for changing the state of said second bipolar transistor comprises: a third n-channel MOS transistor having a gate terminal connected with said input terminal, a source terminal connected with the base terminal of said second bipolar transistor and a drain terminal connected with the output terminal of said inverter circuit; and a fourth n-channel MOS transistor having a gate terminal connected with the output terminal of said MOS inverter, a drain terminal connected with the base terminal of said second bipolar transistor and a source terminal connected with the low voltage source.
References Cited (Backward Citations)
USPTO Annuity & Maintenance Windows
| Annuity Stage | Window Opens | Payment Deadline | Surcharge Period Until | Estimated Fee | Status |
|---|---|---|---|---|---|
| 3.5 Years (Year 4) | 1991-01-11 | 1991-07-13 | 1992-01-12 | $2000.00 | Window Closed / Lapsed |
| 7.5 Years (Year 8) | 1995-01-11 | 1995-07-13 | 1996-01-12 | $3760.00 | Window Closed / Lapsed |
| 11.5 Years (Year 12) | 1999-01-11 | 1999-07-13 | 2000-01-12 | $7700.00 | Window Closed / Lapsed |